Cover Letter Detail
Show a cover letter.
GET /api/1.0/covers/2175113/?format=api
{ "id": 2175113, "url": "http://patchwork.ozlabs.org/api/1.0/covers/2175113/?format=api", "project": { "id": 42, "url": "http://patchwork.ozlabs.org/api/1.0/projects/42/?format=api", "name": "Linux GPIO development", "link_name": "linux-gpio", "list_id": "linux-gpio.vger.kernel.org", "list_email": "linux-gpio@vger.kernel.org", "web_url": "", "scm_url": "", "webscm_url": "" }, "msgid": "<20251217-staging-ad4062-v4-0-7890a2951a8f@analog.com>", "date": "2025-12-17T12:13:23", "name": "[v4,0/9] Add support for AD4062 device family", "submitter": { "id": 90425, "url": "http://patchwork.ozlabs.org/api/1.0/people/90425/?format=api", "name": "Jorge Marques", "email": "jorge.marques@analog.com" }, "series": [ { "id": 485673, "url": "http://patchwork.ozlabs.org/api/1.0/series/485673/?format=api", "date": "2025-12-17T12:13:23", "name": "Add support for AD4062 device family", "version": 4, "mbox": "http://patchwork.ozlabs.org/series/485673/mbox/" } ], "headers": { "Return-Path": "\n <linux-gpio+bounces-29681-incoming=patchwork.ozlabs.org@vger.kernel.org>", "X-Original-To": [ "incoming@patchwork.ozlabs.org", "linux-gpio@vger.kernel.org" ], "Delivered-To": "patchwork-incoming@legolas.ozlabs.org", "Authentication-Results": [ "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=analog.com header.i=@analog.com header.a=rsa-sha256\n header.s=DKIM header.b=dLARWTq4;\n\tdkim-atps=neutral", "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-gpio+bounces-29681-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)", "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com\n header.b=\"dLARWTq4\"", "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=148.163.135.77", "smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=analog.com", "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=analog.com" ], "Received": [ "from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4dWXm01jhbz1xpw\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 17 Dec 2025 23:14:24 +1100 (AEDT)", "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 0AB1D30021E6\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 17 Dec 2025 12:14:22 +0000 (UTC)", "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 77B36340298;\n\tWed, 17 Dec 2025 12:14:19 +0000 (UTC)", "from mx0a-00128a01.pphosted.com (mx0a-00128a01.pphosted.com\n [148.163.135.77])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 62F7B33F393;\n\tWed, 17 Dec 2025 12:14:17 +0000 (UTC)", "from pps.filterd (m0167089.ppops.net [127.0.0.1])\n\tby mx0a-00128a01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 5BHC7Tww3978997;\n\tWed, 17 Dec 2025 07:13:47 -0500", "from nwd2mta4.analog.com ([137.71.173.58])\n\tby mx0a-00128a01.pphosted.com (PPS) with ESMTPS id 4b3bbevk59-1\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tWed, 17 Dec 2025 07:13:46 -0500 (EST)", "from ASHBMBX8.ad.analog.com (ASHBMBX8.ad.analog.com [10.64.17.5])\n\tby nwd2mta4.analog.com (8.14.7/8.14.7) with ESMTP id 5BHCDjdJ041070\n\t(version=TLSv1/SSLv3 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256\n verify=FAIL);\n\tWed, 17 Dec 2025 07:13:45 -0500", "from ASHBMBX8.ad.analog.com (10.64.17.5) by ASHBMBX8.ad.analog.com\n (10.64.17.5) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1748.37; Wed, 17 Dec\n 2025 07:13:45 -0500", "from zeus.spd.analog.com (10.66.68.11) by ashbmbx8.ad.analog.com\n (10.64.17.5) with Microsoft SMTP Server id 15.2.1748.37 via Frontend\n Transport; Wed, 17 Dec 2025 07:13:44 -0500", "from HYB-DlYm71t3hSl.ad.analog.com (HYB-DlYm71t3hSl.ad.analog.com\n [10.44.3.73])\n\tby zeus.spd.analog.com (8.15.1/8.15.1) with ESMTP id 5BHCDUv6014815;\n\tWed, 17 Dec 2025 07:13:32 -0500" ], "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1765973659; cv=none;\n b=HHNQQlKBTy6ZtazfkinrNmDd5iR0DowiQrZ4DpTEleRqlh0aatMgvjt/WnFB28MzFPiMrzdxrU2paKNmAbF4arImTIj1pHezC8P6k2n3o5oiwiyseG27NePODug7WWKhgiy4XjaUPxvZIGV4e5vS0yGehcl2ORTH0cHreVHaqMo=", "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1765973659; c=relaxed/simple;\n\tbh=3xXovRQ/1ylp7buP09ZMaPp6n5XXl7n0zDhd/YnPNvQ=;\n\th=From:Subject:Date:Message-ID:MIME-Version:Content-Type:To:CC;\n b=QGoulNfj3/+oSV3A/GuX5tQq69/1kbjo0AD5GwvAX1egFBAi2A6dG+OrsyEAOhhfti0dXrR0/ZWG6d0LEqnJypdLB7e0jdd99O3GMcUtDB3uNUq3R1haqg/mIVaEozqyBrNECEkK3ogwve+/n9r7/Eo8FCXGE4c1hJcg6e5On2A=", "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=analog.com;\n spf=pass smtp.mailfrom=analog.com;\n dkim=pass (2048-bit key) header.d=analog.com header.i=@analog.com\n header.b=dLARWTq4; arc=none smtp.client-ip=148.163.135.77", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=analog.com; h=cc\n\t:content-transfer-encoding:content-type:date:from:message-id\n\t:mime-version:subject:to; s=DKIM; bh=vbES2cAArBda0zrgo+2QaEFlawF\n\tLdgzMoGzKMM3jEeQ=; b=dLARWTq4UK5DsAiP3f8nsxAy013TcB9qO5UQKrauoBJ\n\tAIykIWYb3am1b1fUqnhFQaiJPEUNzDp4pyOCS4E1XY3TO5OOFtUWY4lS08Umxhz2\n\t/FTPNqO0ITq4nh/EDKY+xgrdmi5o6LsNr3By3SDg1887WfPgrdpjqOXye9ZJCz/v\n\tg3++0VEsznt3iGojAG3xDMALt1jjht5qp2XOmR+Jl79zvoVvqut++24KQghKa7Vq\n\txfgmsBYz+GUp4znUTYNN1P5t7wr0RLarmSNt1HbPkdFlToiIjTMwBg96YxImz9Hz\n\tQBm4hr2HZcyGbVnBUU4TEqm85yGLWpNeXqBluc60opA==", "From": "Jorge Marques <jorge.marques@analog.com>", "Subject": "[PATCH v4 0/9] Add support for AD4062 device family", "Date": "Wed, 17 Dec 2025 13:13:23 +0100", "Message-ID": "<20251217-staging-ad4062-v4-0-7890a2951a8f@analog.com>", "Precedence": "bulk", "X-Mailing-List": "linux-gpio@vger.kernel.org", "List-Id": "<linux-gpio.vger.kernel.org>", "List-Subscribe": "<mailto:linux-gpio+subscribe@vger.kernel.org>", "List-Unsubscribe": "<mailto:linux-gpio+unsubscribe@vger.kernel.org>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"utf-8\"", "Content-Transfer-Encoding": "7bit", "X-B4-Tracking": "v=1; b=H4sIAGSeQmkC/2WRy07DMBBFfyXyFoz8tpNVvwBVUDYgFrYzTi21C\n dhpClT9d9wWVEGW19I5nrlzQBlShIya6oASTDHHoS9B3FbIr23fAY5tyYgRJimhFOfRdrHvsG0\n FUQwz0ppat5xbp1CB3hKE+HEWvryWvI55HNLn2T/R0+uviv9XTRQTTILxoAMESfzC9nYzdHd+2\n KKTa2JXnjIx41nhLddSkdoG5/SM51eeETnjeeGNVpRLGWqv1B/+eFkuwfuulDReNrx21FSXsSj\n D0UW867MNgIUJXHCg2jjTlPWLw9kMuBi3cWyqUAORuqZKMEOJJT4oxkubdbChVQG8BOKEcydwC\n znbn7/sA9zfLOXT86p/pKv9frGJX+uIlwn8+YJ4NewhYVmkZfLjN4SLU9jmAQAA", "X-Change-ID": "20251011-staging-ad4062-20d897d33ab6", "To": "Lars-Peter Clausen <lars@metafoo.de>,\n Michael Hennerich <Michael.Hennerich@analog.com>,\n Jonathan Cameron <jic23@kernel.org>, David Lechner <dlechner@baylibre.com>,\n\t=?utf-8?q?Nuno_S=C3=A1?= <nuno.sa@analog.com>,\n Andy Shevchenko <andy@kernel.org>, Rob Herring <robh@kernel.org>,\n Krzysztof Kozlowski <krzk+dt@kernel.org>, Conor Dooley <conor+dt@kernel.org>,\n Jonathan Corbet <corbet@lwn.net>, Linus Walleij <linus.walleij@linaro.org>,\n Bartosz Golaszewski <brgl@bgdev.pl>", "CC": "<linux-iio@vger.kernel.org>, <devicetree@vger.kernel.org>,\n <linux-kernel@vger.kernel.org>, <linux-doc@vger.kernel.org>,\n <linux-gpio@vger.kernel.org>,\n Jorge Marques <jorge.marques@analog.com>,\n Linus\n Walleij <linusw@kernel.org>", "X-Mailer": "b4 0.14.3", "X-Developer-Signature": "v=1; a=ed25519-sha256; t=1765973610; l=9702;\n i=jorge.marques@analog.com; s=20250303; h=from:subject:message-id;\n bh=3xXovRQ/1ylp7buP09ZMaPp6n5XXl7n0zDhd/YnPNvQ=;\n b=sv+DxD0//soL3j8+OqPpFICAJdfB/ZQ5VOqahSCVfs6oDqh1cbpRYAlsH9LRe6xKkqCuEuN8u\n 7gf7gONrRCOBBRCCqnqw6EHqxW9vxcDcKIFkCcZAnFNgTFFH4B3+V5K", "X-Developer-Key": "i=jorge.marques@analog.com; a=ed25519;\n pk=NUR1IZZMH0Da3QbJ2tBSznSPVfRpuoWdhBzKGSpAdbg=", "X-ADIRuleOP-NewSCL": "Rule Triggered", "X-Proofpoint-ORIG-GUID": "apS4_mqk3Rz6uDPCT2LBdk1kRIo38dbM", "X-Proofpoint-Spam-Details-Enc": "AW1haW4tMjUxMjE3MDA5NSBTYWx0ZWRfX+s3FjL2v6ku/\n QryK1TZ63/Yh3yvhH7K5QXOBfM4OPd871Vp2/0w09vBTADasGiyQF6yXMoTglDAejVlEbu0JXjS\n ZbsPjsm4vw15p1IG5FOVy7Uzp3NrjR26VyxMBNTCJWkAxc/nMRm9pfOQtPtKH82GOZ4YLI/JOim\n M8F8z3ioyTKZH2JChga22Is7Ow7kx3oVPDQT+ffr7WtQGDAn0PTvfz6ztdJRI16X8hdXgPHBlLr\n nZ3iBQpmXckgKNdw/RPG+xxMe6MXSzQvxp8NWNqvU3wpLsxzFtXzPqixP8aYNglnbRPZkmaRUBW\n Cjgo9qJjYBGIPiDEtOAdjmW/pAPrE1XZMaNuNca6sYGm0j/mh+IGywMFqB8a2749CIPQREf2LUw\n UNVYQeXdPW2Gtow0UJne/6oKr5quSA==", "X-Authority-Analysis": "v=2.4 cv=YqsChoYX c=1 sm=1 tr=0 ts=69429e7b cx=c_pps\n a=3WNzaoukacrqR9RwcOSAdA==:117 a=3WNzaoukacrqR9RwcOSAdA==:17\n a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=VkNPw1HP01LnGYTKEx00:22\n a=gAnH3GRIAAAA:8 a=wI1k2SEZAAAA:8 a=VwQbUJbxAAAA:8 a=P-IC7800AAAA:8\n a=cvPtK7EBaPg4IFj9mP0A:9 a=QEXdDO2ut3YA:10 a=6HWbV-4b7c7AdzY24d_u:22\n a=d3PnA9EDa4IxuAV0gXij:22", "X-Proofpoint-GUID": "apS4_mqk3Rz6uDPCT2LBdk1kRIo38dbM", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49\n definitions=2025-12-17_01,2025-12-16_05,2025-10-01_01", "X-Proofpoint-Spam-Details": "rule=outbound_notspam policy=outbound score=0\n spamscore=0 malwarescore=0 bulkscore=0 suspectscore=0 lowpriorityscore=0\n phishscore=0 impostorscore=0 clxscore=1011 adultscore=0 priorityscore=1501\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512170095" }, "content": "The AD4060/AD4062 are versatile, 16-bit/12-bit, successive approximation\nregister (SAR) analog-to-digital converter (ADC).\n\nThe device uses a 2-wire I3C interface. The device simplifies acquisition\nby providing 4-bytes in the register map, signal-extending the sample\nreading accordingly.\n\nThe device has autonomous monitoring capabilities, that are exposed as\nIIO events. Since register access requires leaving the monitoring state\nand returning, any device access exits monitoring mode, disabling the\nIIO event.\n\nThe device contains two optional outputs:\n\n- gp0: ADC conversion ready signal on the falling edge.\n The user should either invert the signal or set the IRQ as falling edge.\n- gp1: Threshold either event interrupt on the rising edge.\n\nThe devices utilizes PM to enter the low power mode.\n\nThe devices datasheet:\nhttps://www.analog.com/media/en/technical-documentation/data-sheets/ad4060.pdf\nhttps://www.analog.com/media/en/technical-documentation/data-sheets/ad4062.pdf\n\nThe monitoring capabilities, I3C protocol, and multiple GPIOs were the\ndecision factor to have a standalone driver for this device family. The\ndevice is expected to work with any I3C Bus. I tested the device with\nwith off-the-shelf I3C controllers STM32H7 (baremetal only) and the\nopen-source ADI I3C Controller (with Linux driver):\nhttps://analogdevicesinc.github.io/hdl/library/i3c_controller/index.html\nADI I3C Controller lore:\nhttps://lore.kernel.org/linux-i3c/175788312841.382502.16653824321627644225.b4-ty@bootlin.com/\n\nThe series is divided in 3 blocks, adding:\n- The base driver.\n- An software IIO trigger: captures samples continuously.\n- IIO events support: exposes the device's threshold monitoring\n capability.\n\nThe device internal clock register is exposed twice, as\nsampling_frequency and events/sampling_frequency, storing in distinct \nstate variables, since the usage (burst averaging mode and monitor mode)\ncannot be executed at the same time.\n\nNon-implemented features:\n\n- Averaging mode: Similar to burst averaging mode used in the\n oversampling, but requiring a sequence of CNV triggers for each\n conversion.\n- Trigger mode: Similar to monitor mode used in the monitoring mode, but\n exits to configuration mode on event.\n\nThis device is almost identical to AD4052 family, but I decided to\nsubmit the AD4062 before re-submitting AD4052 to better contextualize\nthe focus of the device family (high latency, medium-speed protocol,\nlow-power autonomous monitoring rather than high-throughput\nacquisition).\n\nDepending on the resolution of this driver, the AD4052 family may be\nadded to it, by splitting into ad4062_i3c.c, ad4062_spi.c,\nad4062_core.c, or as a standalone driver ad4052.c.\n\nDepends on:\nhttps://lore.kernel.org/linux-i3c/aRYLc%2F+KAD13g7T7@lizhi-Precision-Tower-5810/T/#t\n(for devm ibi clean-up)\n\nSigned-off-by: Jorge Marques <jorge.marques@analog.com>\n---\nChanges in v4:\n- dt-bindings:\n * Simplification of interrupts description\n * Add minItems to interrupt-names, now symmetrical to interrupts.\n- docs/ad4052.rst:\n * Drop \"Unimplemented features\" list (normally forgotten in the long term).\n- Move scan_type implementation to iio trigger commit.\n- Move #include sysfs.h to iio event commit (used by events/sampling_frequency)\n- Fix avg_max type (u8 -> u16) to fit all variants.\n- Assert val2 != 0, -EINVAL at oversampling_ratio, store bit position\n instead of resolved value\n- Use u32 instead of u64 arithmetics on all possible locations.\n- Fix regression at ad4062_get_sampling_frequency missing IIO_VAL_INT return.\n- Use be*_to_cpu/cpu_to_be* instead of get/put_unaligned_u*\n- Use devm_add_action for IBI\n- Refactor methods to use _dispatch methods to, for future usage with\n \"ACQUIRE for claim direct mode\".\n- Fix regression on GPIO configuration, introduced by misuse of masks.\n- Simplify calibscale by using IIO_VAL_FRACTIONAL_LOG2.\n- Simplify read_chan_raw by using \"un-optimized\" option for sample\n read, to not depend on scan_type (triggered buffer uses the optimized\n version).\n- Fix non-compile constant ad4060_chip_info.prod_id at i3c_device_id by\n using defines AD406*_PROD_ID (kernel ci caught).\n- Fix scan-type realbits/storagebits.\n- Introduce st->conv_sizeof, st->conv_addr for the optimize triggered\n buffer readings (lest protocol overhead). Adds intuitive\n ad4062_sizeof_storagebits() and ad4062_get_conv_addr() helpers for the\n changing scan_type (due to oversampling).\n- Use iio_push_to_buffers_with_ts\n- Review chan_scale, add clearer units and move \"signed\" comment to the\n vref_uV multiplication, as in the datasheet (result is unchanged).\n- Use devm for trigger_work.\n- Use clearer fieldbit-dependent expression like\n `val != sign_extend32(val, AD4062_LIMIT_BITS - 1)` instead of magic numbers\n `val > 2047 || val < -2048`\n- Fix regression on range for threshold value.\n- Fix regression on enter MONITOR_MODE by adding missing address point\n write\n- Note: false checkpatch positive at \"iio: adc: ad4062: Add IIO Trigger\n support\" due to macro change adding \"bits\", used by the ext_scan_type.\n- Link to v3: https://lore.kernel.org/r/20251205-staging-ad4062-v3-0-8761355f9c66@analog.com\n\nChanges in v3:\n- dt-bidings:\n * Add minItems to interrupt-names, to match interrupts.\n * Reword descriptions.\n- Add () to methods in commit messages.\n- Group defines by context, adding blanking line between.\n- Change ad4062_conversion_freqs from int to unsigned int\n- Rename vref_uv to vref_uV\n- Re-order state struct, to save some bytes.\n- At oversampling_ratio(), use in_range()\n- Add formulas, units where appropriate.\n- Tune reset delay (data sheet value) and sleep mode resume delay\n (experimental).\n- Rework st->oversamp_ratio to store the exponent, so 0 is ratio 1 (2**0).\n- Rework get_chan_calibscale() to use IIO_VAL_FRACTIONAL_LOG2,\n simplifying the logic.\n- Rework set_chan_calibscale() to not use 64-bits arithmetics, and\n provide formulas, and comments.\n- Merge __ad4062_read_chan_raw() into ad4062_read_chan_raw(), since was\n the only consumer.\n- Optimize readings with GPO set as DATA_READY, by using CONV_READ\n register (roughly doubles the effective sample rate).\n- Use new ACQUIRE macros for pm.\n- Use devm wrapper for INIT_WORK, cancelling on driver removal,\n resolving exception if the duffer was enabled during removal.\n- When possible, use `return ret ?:`.\n- Use IIO_DEVICE_ATTR_RW() instead of IIO_DEVICE_ATTR().\n- Use AD4062_LIMIT_BITS - 1 or BIT(x) - 1 to indicate hw limit/field\n size.\n- Explain in the commit message why gpio-regmap cannot be used, and\n gpio-controller is used instead.\n- Return relational operator directly (has type int).\n\n- Link to v2: https://lore.kernel.org/r/20251124-staging-ad4062-v2-0-a375609afbb7@analog.com\n\nChanges in v2:\n- dt-bindings:\n * add a short description of all mode that can be configured to during\n runtime.\n * add gpio-controller, to expose GPs not listed in interrupt-names as\n a GPO.\n- sampling_frequency is the duration of a single sample (convert-start\n high edge until RDY falling edge) ((n_avg - 1) / fosc + tconv)\n- Remove .grade from chip_info, since the supported devices have a\n single speed grade.\n- Update state buffer to use dma-aligned union of __be32, __be16, u8 bytes[4].\n- Use standard IIO_CHAN_INFO_SAMP_FREQ and _AVAIL\n- Add defines to magic numbers.\n- Ensure commits only contain code related to the particular commit.\n- Use new ACQUIRE pm macros.\n- Drop lock for debugfs, let user mess the state thorugh the debug\n interface.\n- Restructure vio, vdd, ref voltages, only read if needed.\n- Have error handling on top.\n- Drop unnecessary check_ids error message.\n- Use devm for IBI remove (requires patch on i3c subystem).\n- Use heap buffers for all i3c_priv_xfer.\n- Use CONV_READ if GP1 is routed (less overhead), use CONV_TRIGGER for\n IBI fallback.\n- Drop usage pm_runtime_mark_last_busy, since it is now internal to pm_runtime_put_autosuspend\n- Don't allow access if monitor mode is enabled, return -EBUSY.\n- Implement gpio-controller to expose GPs not listed in interrupt-names\n as a GPO.\n- Value in mv as ``raw * _scale`` (embed caliscale).\n- Link to v1: https://lore.kernel.org/r/20251013-staging-ad4062-v1-0-0f8ce7fef50c@analog.com\n\n---\nJorge Marques (9):\n dt-bindings: iio: adc: Add adi,ad4062\n docs: iio: New docs for ad4062 driver\n iio: adc: Add support for ad4062\n docs: iio: ad4062: Add IIO Trigger support\n iio: adc: ad4062: Add IIO Trigger support\n docs: iio: ad4062: Add IIO Events support\n iio: adc: ad4062: Add IIO Events support\n docs: iio: ad4062: Add GPIO Controller support\n iio: adc: ad4062: Add GPIO Controller support\n\n .../devicetree/bindings/iio/adc/adi,ad4062.yaml | 120 ++\n Documentation/iio/ad4062.rst | 148 ++\n Documentation/iio/index.rst | 1 +\n MAINTAINERS | 8 +\n drivers/iio/adc/Kconfig | 13 +\n drivers/iio/adc/Makefile | 1 +\n drivers/iio/adc/ad4062.c | 1609 ++++++++++++++++++++\n 7 files changed, 1900 insertions(+)\n---\nbase-commit: f9e05791642810a0cf6237d39fafd6fec5e0b4bb\nchange-id: 20251011-staging-ad4062-20d897d33ab6\nprerequisite-change-id: 20251112-ibi-unsafe-48f343e178b8:v1\nprerequisite-patch-id: 5f04cbbca0fcc3657c7a4d254656b03e289ad222\nprerequisite-message-id: aReN+P5UZTnS1Tww@lizhi-Precision-Tower-5810\n\nBest regards," }