Show a cover letter.

GET /api/1.0/covers/2175069/?format=api
HTTP 200 OK
Allow: GET, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 2175069,
    "url": "http://patchwork.ozlabs.org/api/1.0/covers/2175069/?format=api",
    "project": {
        "id": 38,
        "url": "http://patchwork.ozlabs.org/api/1.0/projects/38/?format=api",
        "name": "Linux PWM development",
        "link_name": "linux-pwm",
        "list_id": "linux-pwm.vger.kernel.org",
        "list_email": "linux-pwm@vger.kernel.org",
        "web_url": "",
        "scm_url": "",
        "webscm_url": ""
    },
    "msgid": "<20251217082504.80226-1-richard.genoud@bootlin.com>",
    "date": "2025-12-17T08:25:00",
    "name": "[v2,0/4] Introduce Allwinner H616 PWM controller",
    "submitter": {
        "id": 88519,
        "url": "http://patchwork.ozlabs.org/api/1.0/people/88519/?format=api",
        "name": "Richard Genoud",
        "email": "richard.genoud@bootlin.com"
    },
    "series": [
        {
            "id": 485644,
            "url": "http://patchwork.ozlabs.org/api/1.0/series/485644/?format=api",
            "date": "2025-12-17T08:25:01",
            "name": "Introduce Allwinner H616 PWM controller",
            "version": 2,
            "mbox": "http://patchwork.ozlabs.org/series/485644/mbox/"
        }
    ],
    "headers": {
        "Return-Path": "\n <linux-pwm+bounces-7802-incoming=patchwork.ozlabs.org@vger.kernel.org>",
        "X-Original-To": [
            "incoming@patchwork.ozlabs.org",
            "linux-pwm@vger.kernel.org"
        ],
        "Delivered-To": "patchwork-incoming@legolas.ozlabs.org",
        "Authentication-Results": [
            "legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=Sq1Ih3FF;\n\tdkim-atps=neutral",
            "legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pwm+bounces-7802-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)",
            "smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com\n header.b=\"Sq1Ih3FF\"",
            "smtp.subspace.kernel.org;\n arc=none smtp.client-ip=185.171.202.116",
            "smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com",
            "smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=bootlin.com"
        ],
        "Received": [
            "from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4dWRs71GV5z1y0P\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 17 Dec 2025 19:33:31 +1100 (AEDT)",
            "from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id B51FD306FB0D\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 17 Dec 2025 08:25:24 +0000 (UTC)",
            "from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 8A903338599;\n\tWed, 17 Dec 2025 08:25:23 +0000 (UTC)",
            "from smtpout-04.galae.net (smtpout-04.galae.net [185.171.202.116])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id B8A7E33C528\n\tfor <linux-pwm@vger.kernel.org>; Wed, 17 Dec 2025 08:25:19 +0000 (UTC)",
            "from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233])\n\tby smtpout-04.galae.net (Postfix) with ESMTPS id B8364C1A594;\n\tWed, 17 Dec 2025 08:24:52 +0000 (UTC)",
            "from mail.galae.net (mail.galae.net [212.83.136.155])\n\tby smtpout-01.galae.net (Postfix) with ESMTPS id 3B3026072F;\n\tWed, 17 Dec 2025 08:25:17 +0000 (UTC)",
            "from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon)\n with ESMTPSA id 3D175119502E4;\n\tWed, 17 Dec 2025 09:25:13 +0100 (CET)"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1765959923; cv=none;\n b=tqp3LbDAkLdvHQVlMd5Lc9RcjHT8PAsLga/0g7B/KmlQaNfd9yLcjJx8QkS3g++hXsKUqJf8egU6lt3eW8w7f6t1Q0LbBK8aALHWK/UmaubWfMbie3QnzGbJYtYbA8s1ccxdqklgq9pCdjzjjbP2KaULeIb78AE174LDuHAyaRU=",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1765959923; c=relaxed/simple;\n\tbh=kruXyr2OgP/lTPoUJSyWYaLWejFS7ay7PdsApVq9qhs=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=mvf8g31tEUcdGzXjGxRGBXnNmai+0JbY72Gg66U1gab5EjNOAYHXEqAiByzVVne3bbwR3B12MIOSGK1g1cmqjHmPTP7XDeLi12g9uCRI6XclVz47JSXwPLlTRce5ZNCSHY+Ll1ElIj3n68gDWeZTm8rCStJ2TzuXGrxGV3b3LYw=",
        "ARC-Authentication-Results": "i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com;\n spf=pass smtp.mailfrom=bootlin.com;\n dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com\n header.b=Sq1Ih3FF; arc=none smtp.client-ip=185.171.202.116",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim;\n\tt=1765959916; h=from:subject:date:message-id:to:cc:mime-version:\n\t content-transfer-encoding; bh=EcFsxuHmn/wuUxliMzpmv5LpdKsUJIVznPv+0b4QKh4=;\n\tb=Sq1Ih3FFmgbcU6oRiBfwP1V1V9nwVBs3p8m0ZTHwVX2jV7CoFTVVSvmY/dV8WLs6ZNJcaW\n\tWkqhn/80RdH356f2XdFt6xHPpGa/JwlGCTsRv01+akyeP6aTUTLMQI2qjUoilbFTwzGDG3\n\tncVPwjqCffnEVVdGpeOOItADyd4ce9CvilKLuVECqM3Qgx5nwpc6phlsGI+QPkWsyLlfyo\n\tOEpTYOd9IXJjuoSTZER+SCKcsKWInbSl71RFD8EJyW4nRF1egKl/z2DUJ/xtWS3lDjV0fu\n\tg6hNzJGb48c3BAGSI76woe8mJC88tCxpgcXnhfAhKCgrp5cSswPgHwyN/XJPBA==",
        "From": "Richard Genoud <richard.genoud@bootlin.com>",
        "To": "=?utf-8?q?Uwe_Kleine-K=C3=B6nig?= <u.kleine-koenig@baylibre.com>,\n Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>, Chen-Yu Tsai <wens@csie.org>,\n Jernej Skrabec <jernej.skrabec@gmail.com>,\n Samuel Holland <samuel@sholland.org>, Philipp Zabel <p.zabel@pengutronix.de>",
        "Cc": "Thomas Petazzoni <thomas.petazzoni@bootlin.com>,\n\tlinux-pwm@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-sunxi@lists.linux.dev,\n\tlinux-kernel@vger.kernel.org,\n\tRichard Genoud <richard.genoud@bootlin.com>",
        "Subject": "[PATCH v2 0/4] Introduce Allwinner H616 PWM controller",
        "Date": "Wed, 17 Dec 2025 09:25:00 +0100",
        "Message-ID": "<20251217082504.80226-1-richard.genoud@bootlin.com>",
        "X-Mailer": "git-send-email 2.47.3",
        "Precedence": "bulk",
        "X-Mailing-List": "linux-pwm@vger.kernel.org",
        "List-Id": "<linux-pwm.vger.kernel.org>",
        "List-Subscribe": "<mailto:linux-pwm+subscribe@vger.kernel.org>",
        "List-Unsubscribe": "<mailto:linux-pwm+unsubscribe@vger.kernel.org>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "X-Last-TLS-Session-Version": "TLSv1.3"
    },
    "content": "Allwinner H616 PWM controller is quite different from the A10 one.\n\nIt can drive 6 PWM channels, and like for the A10, each channel has a\nbypass that permits to output a clock, bypassing the PWM logic, when\nenabled.\n\nBut, the channels are paired 2 by 2, sharing a first set of\nMUX/prescaler/gate.\nThen, for each channel, there's another prescaler (that will be bypassed\nif the bypass is enabled for this channel).\n\nIt looks like that:\n            _____      ______      ________\nOSC24M --->|     |    |      |    |        |\nAPB1 ----->| Mux |--->| Gate |--->| /div_m |-----> PWM_clock_src_xy\n           |_____|    |______|    |________|\n                          ________\n                         |        |\n                      +->| /div_k |---> PWM_clock_x\n                      |  |________|\n                      |    ______\n                      |   |      |\n                      +-->| Gate |----> PWM_bypass_clock_x\n                      |   |______|\nPWM_clock_src_xy -----+   ________\n                      |  |        |\n                      +->| /div_k |---> PWM_clock_y\n                      |  |________|\n                      |    ______\n                      |   |      |\n                      +-->| Gate |----> PWM_bypass_clock_y\n                          |______|\n\nWhere xy can be 0/1, 2/3, 4/5\n\nPWM_clock_x/y serve for the PWM purpose.\nPWM_bypass_clock_x/y serve for the clock-provider purpose.\nThe common clock framework has been used to manage those clocks.\n\nThis PWM driver serves as a clock-provider for PWM_bypass_clocks.\nThis is needed for example by the embedded AC300 PHY which clock comes\nfrom PMW5 pin (PB12).\n\nThis series is based onto v6.19-rc1\n\nChanges since v1:\n- rebase onto v6.19-rc1\n- add missing headers\n- remove MODULE_ALIAS (suggested by Krzysztof)\n- use sun4i-pwm binding instead of creating a new one (suggested by Krzysztof)\n- retrieve the parent clocks from the devicetree\n- switch num_parents to unsigned int\n\nRichard Genoud (4):\n  dt-bindings: pwm: allwinner: add h616 pwm compatible\n  pwm: sun50i: Add H616 PWM support\n  arm64: dts: allwinner: h616: add PWM controller\n  MAINTAINERS: Add entry on Allwinner H616 PWM driver\n\n .../bindings/pwm/allwinner,sun4i-a10-pwm.yaml |  19 +-\n MAINTAINERS                                   |   5 +\n .../arm64/boot/dts/allwinner/sun50i-h616.dtsi |  47 +\n drivers/pwm/Kconfig                           |  12 +\n drivers/pwm/Makefile                          |   1 +\n drivers/pwm/pwm-sun50i-h616.c                 | 892 ++++++++++++++++++\n 6 files changed, 975 insertions(+), 1 deletion(-)\n create mode 100644 drivers/pwm/pwm-sun50i-h616.c\n\n\nbase-commit: 8f0b4cce4481fb22653697cced8d0d04027cb1e8"
}