From patchwork Sat Jun 15 02:15:03 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kanak Shilledar X-Patchwork-Id: 1948145 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20230601 header.b=A2EaDIE0; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=2604:1380:4601:e00::3; helo=am.mirrors.kernel.org; envelope-from=devicetree+bounces-75981-incoming-dt=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4W1KW3628qz20X9 for ; Sat, 15 Jun 2024 12:15:43 +1000 (AEST) Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id EFB991F21BFB for ; Sat, 15 Jun 2024 02:15:39 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 3479853A7; Sat, 15 Jun 2024 02:15:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="A2EaDIE0" X-Original-To: devicetree@vger.kernel.org Received: from mail-pf1-f169.google.com (mail-pf1-f169.google.com [209.85.210.169]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 61F58DDC1; Sat, 15 Jun 2024 02:15:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.210.169 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718417730; cv=none; b=Ei6eYVHJcBSpzNSda/EcOQvVEpQxzmJKSu9odjHJUyYSpxTvBHZFI6UDZRTf2dFLeY4h0fGySHitB3Prr6aOUQQXjE3pn5itOXWzzWevIOfDi//CugZkmyQedQ1aNiDqKw2QvMHzVlGHk2XbGktMEw6Ygpi7MYGNQbItws/tLvU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718417730; c=relaxed/simple; bh=EOys2I62KZ1akQipaN9xi0V4ioOFDVDNkKMRki62SFc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Q8yp6IRNbTJeBBv/P6aEdGWNQM4mBK2KrZbvUblNRbXDfjz00q0j4hUBXW9R7S19RlQfRK2bnPLLw4NKD0x02AWgd6cfKjreIeaX3YxQgj2wbcHiWEeb5I0mh4i3oHoUb7mPxqx7zp2RS/KUPWJQPxXRG1JVvE4exAACn8EOh10= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=A2EaDIE0; arc=none smtp.client-ip=209.85.210.169 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-pf1-f169.google.com with SMTP id d2e1a72fcca58-7042a8ad9f5so2530188b3a.0; Fri, 14 Jun 2024 19:15:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1718417728; x=1719022528; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nrGcPYJMJhishfsKRnQ7kYXDZI93Ds4JWA94AUqTVuU=; b=A2EaDIE0Uug1BVZd9ChS/WgLgyrVBlutBZouJ6dgYBVd25Puinqvqs9lRojdO9RwDn Yg/apXq32F8Sn37Q4lmEJ2qdJYzEzW54DpMNg1N6F5LIlSvYyBoOZsRQUOa6ovGk1GdX xqSo29ytO5055yNZ1NpDVUtP7YVgSqYk0XYIXN8jWQ/QKIA4hVDepCs3K2DY4SgqJFhA jqfZD4Fpkcyu6dUcxZQxa1HCYiYVpFhuMGWgMg/8bSBibdk+BKsQvktqcM9oJlAjR73C gczK5H1PHrsuSfndqXeCvj5rN0q2ETfbrYqejzGN0xrAwmAdMq07mAOrJwjcKSM5dibP pcGQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1718417728; x=1719022528; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nrGcPYJMJhishfsKRnQ7kYXDZI93Ds4JWA94AUqTVuU=; b=S9YqADdfyd4CFcwIadKqJj43QOeh6MbZwc9S+T+7rxj5JrN7MLzAHkkXXmWEWU45vr 2aLET+jJVELPjGyzpwpXFeje131GQg+XBlwl4PZlcb/0+em6XnXoX1oWV4hKX3CP8ZSq gLZIpW1eiufQdnQqD+LA3M060upc0lhVffNBGBeclXBlze0BBxxEfoQW1v7Eod2ly1tL jf2E6FmmtN+GcPZdDyw1dFEFyx0AsAqLWeKLSIdtpyQXbLrnKZETNWBSimF3fwkOF1Vx 6OqNkDRImCAyFcuo+5s2GBIBZLrIcUZuzRuBa1uLUTJfBmWQFxjWGbx17e88/l3NzN3z ZZUA== X-Forwarded-Encrypted: i=1; AJvYcCV26CP5pZoNXkbZB0sF3wKvk0Yhk32UJh4Mtkvkg5Ks7Ku3iE1/mMyAy8Bagd19aC+ZJ4tFbD5nd3TN14egDqCshk6aJvbDThiJHtmC6qwcNBnR5mCrAQYkofkCKU/0IJ9U8d353rl3mg== X-Gm-Message-State: AOJu0YyJUFLA0BHpY+EMANYUrsk9ag478hvFnMMHtOk6hShyhvAnJXcD 4g+gO8F8pk5uVdWoKBiEQj1dvBPfrAMhHBEmJz3+CMTUccgZrv0F X-Google-Smtp-Source: AGHT+IHy9xJ9AAxZPgEP89H6YEmZw/dnBWHM4EBN1NfpDlERj6i0zuoI4aibR08QW7fJZyFE29H0gQ== X-Received: by 2002:a05:6a20:9143:b0:1b2:ff4e:20b5 with SMTP id adf61e73a8af0-1bae7dd3cffmr6873814637.9.1718417727564; Fri, 14 Jun 2024 19:15:27 -0700 (PDT) Received: from ga401ii.. ([2401:4900:1c28:4b16:65cf:ef28:5753:2be4]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-705ccb3d2acsm3717839b3a.124.2024.06.14.19.15.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Jun 2024 19:15:27 -0700 (PDT) From: Kanak Shilledar To: Cc: kanakshilledar111@protonmail.com, Kanak Shilledar , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Samuel Holland , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, Conor Dooley Subject: [RESEND v4 1/2] dt-bindings: interrupt-controller: riscv,cpu-intc: convert to dtschema Date: Sat, 15 Jun 2024 07:45:03 +0530 Message-ID: <20240615021507.122035-2-kanakshilledar@gmail.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240615021507.122035-1-kanakshilledar@gmail.com> References: <20240615021507.122035-1-kanakshilledar@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Convert the RISC-V Hart-Level Interrupt Controller (HLIC) to newer DT schema, Created DT schema based on the .txt file which had `compatible`, `#interrupt-cells` and `interrupt-controller` as required properties. Changes made with respect to original file: - Changed the example to just use interrupt-controller instead of using the whole cpu block - Changed the example compatible string. Reviewed-by: Conor Dooley Signed-off-by: Kanak Shilledar --- Changes in v4: - Change DCO email to @gmail.com Changes in v3: - Remove reference to `interrupt-controller` in `riscv/cpus.yaml`. Changes in v2: - Update the maintainers list. - Add reference to `interrupt-controller` in `riscv/cpus.yaml`. - Update compatible property with the reference in `cpus.yaml`. - Include description for '#interrupt-cells' property. - Change '#interrupt-cells' property to have `const: 1` as per the text binding. - Fixed the warning thrown by `/renesas/r9a07g043f01-smarc.dtb`. --- .../interrupt-controller/riscv,cpu-intc.txt | 52 ------------- .../interrupt-controller/riscv,cpu-intc.yaml | 73 +++++++++++++++++++ 2 files changed, 73 insertions(+), 52 deletions(-) delete mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt b/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt deleted file mode 100644 index 265b223cd978..000000000000 --- a/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.txt +++ /dev/null @@ -1,52 +0,0 @@ -RISC-V Hart-Level Interrupt Controller (HLIC) ---------------------------------------------- - -RISC-V cores include Control Status Registers (CSRs) which are local to each -CPU core (HART in RISC-V terminology) and can be read or written by software. -Some of these CSRs are used to control local interrupts connected to the core. -Every interrupt is ultimately routed through a hart's HLIC before it -interrupts that hart. - -The RISC-V supervisor ISA manual specifies three interrupt sources that are -attached to every HLIC: software interrupts, the timer interrupt, and external -interrupts. Software interrupts are used to send IPIs between cores. The -timer interrupt comes from an architecturally mandated real-time timer that is -controlled via Supervisor Binary Interface (SBI) calls and CSR reads. External -interrupts connect all other device interrupts to the HLIC, which are routed -via the platform-level interrupt controller (PLIC). - -All RISC-V systems that conform to the supervisor ISA specification are -required to have a HLIC with these three interrupt sources present. Since the -interrupt map is defined by the ISA it's not listed in the HLIC's device tree -entry, though external interrupt controllers (like the PLIC, for example) will -need to define how their interrupts map to the relevant HLICs. This means -a PLIC interrupt property will typically list the HLICs for all present HARTs -in the system. - -Required properties: -- compatible : "riscv,cpu-intc" -- #interrupt-cells : should be <1>. The interrupt sources are defined by the - RISC-V supervisor ISA manual, with only the following three interrupts being - defined for supervisor mode: - - Source 1 is the supervisor software interrupt, which can be sent by an SBI - call and is reserved for use by software. - - Source 5 is the supervisor timer interrupt, which can be configured by - SBI calls and implements a one-shot timer. - - Source 9 is the supervisor external interrupt, which chains to all other - device interrupts. -- interrupt-controller : Identifies the node as an interrupt controller - -Furthermore, this interrupt-controller MUST be embedded inside the cpu -definition of the hart whose CSRs control these local interrupts. - -An example device tree entry for a HLIC is show below. - - cpu1: cpu@1 { - compatible = "riscv"; - ... - cpu1-intc: interrupt-controller { - #interrupt-cells = <1>; - compatible = "sifive,fu540-c000-cpu-intc", "riscv,cpu-intc"; - interrupt-controller; - }; - }; diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.yaml new file mode 100644 index 000000000000..83256cc0bd5c --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/riscv,cpu-intc.yaml @@ -0,0 +1,73 @@ +# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/riscv,cpu-intc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: RISC-V Hart-Level Interrupt Controller (HLIC) + +description: + RISC-V cores include Control Status Registers (CSRs) which are local to + each CPU core (HART in RISC-V terminology) and can be read or written by + software. Some of these CSRs are used to control local interrupts connected + to the core. Every interrupt is ultimately routed through a hart's HLIC + before it interrupts that hart. + + The RISC-V supervisor ISA manual specifies three interrupt sources that are + attached to every HLIC namely software interrupts, the timer interrupt, and + external interrupts. Software interrupts are used to send IPIs between + cores. The timer interrupt comes from an architecturally mandated real- + time timer that is controlled via Supervisor Binary Interface (SBI) calls + and CSR reads. External interrupts connect all other device interrupts to + the HLIC, which are routed via the platform-level interrupt controller + (PLIC). + + All RISC-V systems that conform to the supervisor ISA specification are + required to have a HLIC with these three interrupt sources present. Since + the interrupt map is defined by the ISA it's not listed in the HLIC's device + tree entry, though external interrupt controllers (like the PLIC, for + example) will need to define how their interrupts map to the relevant HLICs. + This means a PLIC interrupt property will typically list the HLICs for all + present HARTs in the system. + +maintainers: + - Palmer Dabbelt + - Paul Walmsley + +properties: + compatible: + oneOf: + - items: + - const: andestech,cpu-intc + - const: riscv,cpu-intc + - const: riscv,cpu-intc + + interrupt-controller: true + + '#interrupt-cells': + const: 1 + description: | + The interrupt sources are defined by the RISC-V supervisor ISA manual, + with only the following three interrupts being defined for + supervisor mode: + - Source 1 is the supervisor software interrupt, which can be sent by + an SBI call and is reserved for use by software. + - Source 5 is the supervisor timer interrupt, which can be configured + by SBI calls and implements a one-shot timer. + - Source 9 is the supervisor external interrupt, which chains to all + other device interrupts. + +required: + - compatible + - '#interrupt-cells' + - interrupt-controller + +additionalProperties: false + +examples: + - | + interrupt-controller { + #interrupt-cells = <1>; + compatible = "riscv,cpu-intc"; + interrupt-controller; + }; From patchwork Sat Jun 15 02:15:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kanak Shilledar X-Patchwork-Id: 1948146 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20230601 header.b=F2ulF58M; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=147.75.80.249; helo=am.mirrors.kernel.org; envelope-from=devicetree+bounces-75982-incoming-dt=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4W1KWK389gz20X9 for ; Sat, 15 Jun 2024 12:15:57 +1000 (AEST) Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 54CB61F21C9C for ; Sat, 15 Jun 2024 02:15:54 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E6ACBCA6B; Sat, 15 Jun 2024 02:15:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="F2ulF58M" X-Original-To: devicetree@vger.kernel.org Received: from mail-io1-f43.google.com (mail-io1-f43.google.com [209.85.166.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4A096DDD2; Sat, 15 Jun 2024 02:15:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.166.43 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718417736; cv=none; b=tPATvPMv7kWcNpN6WA6d/zW/uttkpUsb/waCKIcTov6hCl9eRPoxb5ETzloqvKBHW/Cvu14/ve23bK65MFv3J9HJWJu7iP5JlMgi5fJd6FWwSDFBajZVakeJx4cuAARX9bdvwXyUPqcRedqL+ZIZ8fJc2QgHyQzWBfKS00JREQc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718417736; c=relaxed/simple; bh=fW4OnfxSC1huAXibwjVO49aWwP6kwWsg9vuNq1cMjKM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=EQGMA6ASOUnbnBZpQNQesZ2fhiC70pY4E7BbwYx8OZvO1uXY+Ea7AOGQPl5f3Me5VtU4oFeW71MjclNDcfMIWlZw3DRCbUJdPZF6iI+WdRYAD8mBfgRf/sofH1Wgz9ij9YGsFb+TnzDpci5G7bP2X8X6u+ow8UhW81f8qaOpo5I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=F2ulF58M; arc=none smtp.client-ip=209.85.166.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-io1-f43.google.com with SMTP id ca18e2360f4ac-7eb671a835fso167482739f.2; Fri, 14 Jun 2024 19:15:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1718417734; x=1719022534; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=A8cWoOmqxKfRTYz+fqWWX+hQL/rBm7CI/FqFLj5thyk=; b=F2ulF58M/pH4CvIFaeVQD82sz3pOaTZl/9lgsI0eZC87w5pafWg79A7gQ197acTNoq cMjaxK/gwefMBD+XPZxkeIyOZdk8LLjQlkecpYjNZWGP3gijjKFpeoRJkE7UTaBx9nNS 5SdS6Ix0MBBpPOPXiahmObwjo1XJvqEnq7JAyLeqVzVXx7xuMe6UuhEFW7a/r/WjFLkj CJ+ezdhn975cJUElrypKV/4LGJCMOCecHZ/X7oEI9Nlob05a5Sz+swfXQeOrK3FuOMTF 9Qr4Prdr42bAq2Ys3qcpYXu4f7Ft2+Oe0+DgDKB91HaEdSu6BBzq7RNl1s4BpLVUheVD 45Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1718417734; x=1719022534; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=A8cWoOmqxKfRTYz+fqWWX+hQL/rBm7CI/FqFLj5thyk=; b=kclcXAjWpYBn/IxcJIiJHMhMs3HKkOZQ2G7K5VzkD+Z63hJPx7NGRKwn9IT+NDIZ14 02skcmgD5FoJw+y6qwOvg+Yyo8Wr/LSZv2gXamcqaInsWyGG+rF09XHywLviUxBm4774 h3J1ixtzNV5/KuC8QQVeL03Zo+oP5b7msMJoN5mNe4zpEYE4OcmOTZ8QGbocyZwEbJGN gHqS/J0XmJy1oRYXyeONXcNf7gdSWdzJKbftKHUiNwNSdCfRdXvyD4mC3zZt3vgvi22I 44Mnpee+ANiXG5i5qS41XOE5XffBvsA1e3TByeTnfjB6UA3LWYMB1oIA1kVmqbE568Ep lMzA== X-Forwarded-Encrypted: i=1; AJvYcCWj+WRqujzUwWNCyIk7r0G0qlseQaw3b2Oi3HGDtdA+gAjsYUlijgXTm0QWC3oz2C3M+/gX/aSe5JDF6Jwcj7V0fgi6i2b9ztHI3Zt6SlH9F7RTIHEo4vj8JFCeJh/CShSPH7kJ52iCSQ== X-Gm-Message-State: AOJu0YzDjFM5TsVkaEed6DOCZZsUXdl9OpVcOXl3x8fNZdTvSmr3x/YX xDJlfaxw0nmk+eZSB+iA2QoiZdQEr0dgIoXzo5EEvdDH6/Gutv7z X-Google-Smtp-Source: AGHT+IEsxdDM+X77Oe5QUXk7TKdHtOzNf1PKhlMLCNfRyW9jVFxiwyhgXHeMc52hNowy8T+I2Z4zIQ== X-Received: by 2002:a05:6e02:2163:b0:375:bece:db22 with SMTP id e9e14a558f8ab-375e0e12fa1mr49667905ab.7.1718417734297; Fri, 14 Jun 2024 19:15:34 -0700 (PDT) Received: from ga401ii.. ([2401:4900:1c28:4b16:65cf:ef28:5753:2be4]) by smtp.googlemail.com with ESMTPSA id d2e1a72fcca58-705ccb3d2acsm3717839b3a.124.2024.06.14.19.15.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 14 Jun 2024 19:15:33 -0700 (PDT) From: Kanak Shilledar To: Cc: kanakshilledar111@protonmail.com, Kanak Shilledar , Thomas Gleixner , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Samuel Holland , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, Conor Dooley Subject: [RESEND v4 2/2] dt-bindings: riscv: cpus: add ref to interrupt-controller Date: Sat, 15 Jun 2024 07:45:04 +0530 Message-ID: <20240615021507.122035-3-kanakshilledar@gmail.com> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20240615021507.122035-1-kanakshilledar@gmail.com> References: <20240615021507.122035-1-kanakshilledar@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 removed the redundant properties for interrupt-controller and provide reference to the riscv,cpu-intc.yaml which defines the interrupt-controller. making the properties for riscv interrupt-controller at a central place. Reviewed-by: Conor Dooley Signed-off-by: Kanak Shilledar --- Changes in v4: - Change DCO email to @gmail.com Changes in v3: - No change. - Rolling out as RESEND. Changes in v2: - Fix warning of `type` is a required property during `make dt_bindings_check`. --- .../devicetree/bindings/riscv/cpus.yaml | 21 +------------------ 1 file changed, 1 insertion(+), 20 deletions(-) diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml index d87dd50f1a4b..f1241e5e8753 100644 --- a/Documentation/devicetree/bindings/riscv/cpus.yaml +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml @@ -102,26 +102,7 @@ properties: interrupt-controller: type: object - additionalProperties: false - description: Describes the CPU's local interrupt controller - - properties: - '#interrupt-cells': - const: 1 - - compatible: - oneOf: - - items: - - const: andestech,cpu-intc - - const: riscv,cpu-intc - - const: riscv,cpu-intc - - interrupt-controller: true - - required: - - '#interrupt-cells' - - compatible - - interrupt-controller + $ref: /schemas/interrupt-controller/riscv,cpu-intc.yaml# cpu-idle-states: $ref: /schemas/types.yaml#/definitions/phandle-array