From patchwork Sun Sep 17 16:45:18 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Martin Blumenstingl X-Patchwork-Id: 814663 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=googlemail.com header.i=@googlemail.com header.b="os6+8AHI"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3xwFPv5v8jz9sPs for ; Mon, 18 Sep 2017 02:45:55 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751772AbdIQQpx (ORCPT ); Sun, 17 Sep 2017 12:45:53 -0400 Received: from mail-wm0-f65.google.com ([74.125.82.65]:37239 "EHLO mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751724AbdIQQpw (ORCPT ); Sun, 17 Sep 2017 12:45:52 -0400 Received: by mail-wm0-f65.google.com with SMTP id f4so6763183wmh.4 for ; Sun, 17 Sep 2017 09:45:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=yNofJgu54TNPKYLLLiHOX3wDRD771jQcVEM3pet/8CM=; b=os6+8AHIc0dgIf3S3SH0Oa9qeFIvYeLuSYDNG/rrt0XRHNrV7BtMdKf/GVEuuu0Qjl hFUo9DX8Ctdte2ddu6f9h1Ta9rdhunFJPwINzNOfUAsKZ52xozbLOicEkD5auSix3RC8 S8tWgQh2YmCNFDMkwevmfvW73LzlAmfBKn70WVxaubE5rgC2vB9khVpiXeRd2kerGtdV kNMSMr7RCIwtkrnRnRLL+MF4bo93yrwHV7fwiI06HuVBwJMO6T17Lp8wWGjGXtCblTVk wEIhvzvmL5mLDhiMej+wN+wOTlgPUewU/kUnPaVrys4Ccx3khDSPZAz3iHoYtzT8/w7C gXtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=yNofJgu54TNPKYLLLiHOX3wDRD771jQcVEM3pet/8CM=; b=j1FWUtIZ+N6HIaQeD8pqlB8oxNeHf7mRxKnYFsYOqMnVPX0j+4NUqud08YcrTS6yso WCNF6nzt3KUD+qGZuYLxU/WWguLnLtXY3MvZ6kZ7Ebtr0WaqvIapzRa5GYLgAw7tt1D1 Fa6TEy31MsVwyTq7R+1CMWi9Pk/6NNkd1b8oaANvpj/n9IUgyfg6UCeaMxyKeXPQjxgd jG9Y0GeY7pobEj1ouxRCOQUxWQnbpPBCRPodZN8x0aebeK64SWI8gYCKQCI7CiMKwKZk TW0LppjkNorEC6gj92bDT03VxSNE4UdsjZ3wZzVAnArRemLR00m7+HLrZrTJiSL7FsZo jCLw== X-Gm-Message-State: AHPjjUjfKATYmgwhgSoZGjXM1R790qsxIrNAi+6/WwOKhtfeqLEhV6rP y89yG72NNWfd8A== X-Google-Smtp-Source: AOwi7QB5DqForYmselpIpcwvFBuCtzeHa1S49P2Oxcj9svNXjLKg0hugpDv/k1UzOeHb5B0PM4LBVQ== X-Received: by 10.28.11.195 with SMTP id 186mr6592789wml.41.1505666751014; Sun, 17 Sep 2017 09:45:51 -0700 (PDT) Received: from blackbox.darklights.net (p200300DCD3D04A042D42E2FA95194724.dip0.t-ipconnect.de. [2003:dc:d3d0:4a04:2d42:e2fa:9519:4724]) by smtp.googlemail.com with ESMTPSA id p59sm6323799wrc.75.2017.09.17.09.45.49 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 17 Sep 2017 09:45:50 -0700 (PDT) From: Martin Blumenstingl To: linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, khilman@baylibre.com, carlo@caione.org, linux@armlinux.org.uk Cc: robh+dt@kernel.org, devicetree@vger.kernel.org, arnd@arndb.de, mark.rutland@arm.com, f.fainelli@gmail.com, Carlo Caione , Martin Blumenstingl Subject: [PATCH v7 1/6] dt-bindings: Amlogic: Add Meson8 and Meson8b SMP related documentation Date: Sun, 17 Sep 2017 18:45:18 +0200 Message-Id: <20170917164523.6970-2-martin.blumenstingl@googlemail.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20170917164523.6970-1-martin.blumenstingl@googlemail.com> References: <20170917164523.6970-1-martin.blumenstingl@googlemail.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Carlo Caione With this patch we add documentation for: * power-management-unit: the PMU is used to bring up the cores during SMP operations * sram: among other things the sram is used to store the first code executed by the core when it is powered up * cpu-enable-method: the CPU enable method used by Amlogic Meson8 and Meson8b SoCs Signed-off-by: Carlo Caione [also add Meson8 to the documentation] Signed-off-by: Martin Blumenstingl Acked-by: Rob Herring --- .../devicetree/bindings/arm/amlogic/pmu.txt | 18 ++++++++++++ .../devicetree/bindings/arm/amlogic/smp-sram.txt | 32 ++++++++++++++++++++++ Documentation/devicetree/bindings/arm/cpus.txt | 2 ++ 3 files changed, 52 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/amlogic/pmu.txt create mode 100644 Documentation/devicetree/bindings/arm/amlogic/smp-sram.txt diff --git a/Documentation/devicetree/bindings/arm/amlogic/pmu.txt b/Documentation/devicetree/bindings/arm/amlogic/pmu.txt new file mode 100644 index 000000000000..72f8d08198b6 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/amlogic/pmu.txt @@ -0,0 +1,18 @@ +Amlogic Meson8 and Meson8b power-management-unit: +------------------------------------------------- + +The pmu is used to turn off and on different power domains of the SoCs +This includes the power to the CPU cores. + +Required node properties: +- compatible value : depending on the SoC this should be one of: + "amlogic,meson8-pmu" + "amlogic,meson8b-pmu" +- reg : physical base address and the size of the registers window + +Example: + + pmu@c81000e4 { + compatible = "amlogic,meson8b-pmu", "syscon"; + reg = <0xc81000e0 0x18>; + }; diff --git a/Documentation/devicetree/bindings/arm/amlogic/smp-sram.txt b/Documentation/devicetree/bindings/arm/amlogic/smp-sram.txt new file mode 100644 index 000000000000..3473ddaadfac --- /dev/null +++ b/Documentation/devicetree/bindings/arm/amlogic/smp-sram.txt @@ -0,0 +1,32 @@ +Amlogic Meson8 and Meson8b SRAM for smp bringup: +------------------------------------------------ + +Amlogic's SMP-capable SoCs use part of the sram for the bringup of the cores. +Once the core gets powered up it executes the code that is residing at a +specific location. + +Therefore a reserved section sub-node has to be added to the mmio-sram +declaration. + +Required sub-node properties: +- compatible : depending on the SoC this should be one of: + "amlogic,meson8-smp-sram" + "amlogic,meson8b-smp-sram" + +The rest of the properties should follow the generic mmio-sram discription +found in ../../misc/sram.txt + +Example: + + sram: sram@d9000000 { + compatible = "mmio-sram"; + reg = <0xd9000000 0x20000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0xd9000000 0x20000>; + + smp-sram@1ff80 { + compatible = "amlogic,meson8b-smp-sram"; + reg = <0x1ff80 0x8>; + }; + }; diff --git a/Documentation/devicetree/bindings/arm/cpus.txt b/Documentation/devicetree/bindings/arm/cpus.txt index b92f12bd5244..a0009b72e9be 100644 --- a/Documentation/devicetree/bindings/arm/cpus.txt +++ b/Documentation/devicetree/bindings/arm/cpus.txt @@ -197,6 +197,8 @@ described below. "actions,s500-smp" "allwinner,sun6i-a31" "allwinner,sun8i-a23" + "amlogic,meson8-smp" + "amlogic,meson8b-smp" "arm,realview-smp" "brcm,bcm11351-cpu-method" "brcm,bcm23550"