From patchwork Thu Sep 2 11:24:59 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523645 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=iTynK1Uv; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=ZjPN4/Sf; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0f5W0THCz9sSs for ; Thu, 2 Sep 2021 21:36:31 +1000 (AEST) Received: from localhost ([::1]:36364 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLl1A-0008E8-R2 for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:36:28 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47350) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkqz-0000vr-Og; Thu, 02 Sep 2021 07:25:59 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26446) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkqv-0002oS-Da; Thu, 02 Sep 2021 07:25:57 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581953; x=1662117953; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=QREUaSUzuNLHnhLRuM3JyGLww5MQZgH4E9Q9ivtRuSw=; b=iTynK1Uv1FqOIFdVQoSc0NCIno1xSe4BgcfjtZUSt10XKoN4iOWHmQJ/ 41kM6pQNhUaXOGvSYHxOrTN3gg5LSdRkJyQ6kvIwofk6Lz6DDeSyRTzX0 V7mYbnZX33sAJof2gAOo7cLnGGSQ5ay2gHagHqZb/i83pG6CnH6EICfxO K8FmY/BR0mvBmH/LJqxXDQ8wfUlUB+uGJEk8mtmRf/YA1fRL8qM0CYV4X z9WpX5VrzVU/0dMuDfFWgopn/6kdRmsmYo8J+eep51IZFr63NF+5JegTZ ig+KKhZwgrtXSQrNjvwxVg1m5MSz29hwgUlvobpp7B112949BLcgo97oB Q==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644561" Received: from mail-bn8nam12lp2168.outbound.protection.outlook.com (HELO NAM12-BN8-obe.outbound.protection.outlook.com) ([104.47.55.168]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:25:50 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=nPZ+b1kZM1/FKrUt8WZrLPrKNU5o+5cCHkVJQXLJDR5o8IctJfj1bHb6K4Cp/GnJsBXBa/CLs3LqS/ipYm/oXDjBXLt8xHifEj4tRNcHrIiwsUtDpAR4bEPnUTUcVxJYrgRgQNtP2Dk1w6CPxQrsOKv1TM9xit3S25hJc6a4oMgP8ad7y/m5z/PyJXGziKe3Kimz44SsyjPKpcUR6KUniY//0siuvRhPeu6pKLWnH9kE/QYMzVhyWcIcwB/9O7bf74PRKFK+KjCxgubX0lUfsJSH81Rk2bYKUkRQR8hLeEOgIv41n8q+dwJIgonq5oPv1uATw0DZmUcb0aVpONt+fg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=QNQ5YKoXqMsx29VCe9Vz1Hdnh5Ee2XltRgeSUx1raeY=; b=Vrj0qp20PBL+i4y1EwFl2mm/dD6473s151UyEVtq+Bhhy7TtaL/chP5zC8+brrAreLzox8wDr49afOw7jfxI9YFM0VKB4+axgcButAlY64t8ex7CqkbOpg5zJc75fEZXPDTSuyJNE8vu9zYt9rgt+a6tRGMOc0cSjDIqPDDLW2M2RJpYqKQB/VYEszx+lO5AchcR7OnqTJoWWOhlirb2fIXC+3NRZif4WTcFSmuW99QDcHm0/afDqpHU38qQuTGrGS0DEO8lG+HcJXOnUhGec2dYx3h0b1p/u3Fr2UxsocxlqTBN8sPpRuABEN4jzkQFnXh9mLgjOIrFPdv6W9Fchw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QNQ5YKoXqMsx29VCe9Vz1Hdnh5Ee2XltRgeSUx1raeY=; b=ZjPN4/SfuT0AhbvMEF4up2UPHV2KruMgLDo18fVM9ZciggTMpvi8HAeDoM5pBP2w8rqBhIPJ0lKowtDwD11BXWHXiz3ja7Qo/PEnqdsZqDq1fsMVtonorOpX5v/4NJUYwO1Yb+wGvC/5405TY7EkL66pDbJWNABr6Yz9mXpg28s= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7796.namprd04.prod.outlook.com (2603:10b6:303:13b::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:25:49 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:25:49 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 01/22] target/riscv: Fix trap cause for RV32 HS-mode CSR access from RV64 HS-mode Date: Thu, 2 Sep 2021 16:54:59 +0530 Message-Id: <20210902112520.475901-2-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:25:46 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 20b36688-047c-4bf6-88fe-08d96e046a54 X-MS-TrafficTypeDiagnostic: CO6PR04MB7796: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:519; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 5yMlHexycNSzNJQPkGDlYkZ3XhVSVvNr92WJS+O9PDtWSnZDk99qiQxNsUBFC8NkrqJV2+Js2GMSvgIt61099+/JJNKn1A1DNeqUBUBMWFK1vZECFjdiDglhL/iGCn+toVA7vO7K3c4wXGQTTKpLzQMfBQyxcYWu/T2uoaPva63dEBd4yeAaEJGtxOkd1R+IHQar2UGDW9LnTIs5677SIsdLpeq5fcNglUM1y5NZfIuEArKIAyRwo06/7cEw0tXW2hgj2PCDs5h028sbkHOyWWjwSDkcwFacLYkqO6uQ3EDOrvpek/h3z/ycAIIsTTRfLlzHpN6U7LaeMU7EB3FqKqrLqzAFCls2RwYaL/2eyT7SDo3LO4d0CACKt3j7zVYB+hprazIBSYLAAQ0JDG5+BCwG4Jy7LsULJnzYjAkMgvEoCtdZkZ65bCcx4GiaPyARVzzLjYM9L6hDAis9nc7fmAK7/gkf8ghrF3X0CBs8x5vAIfwjGnKN3RAEOjJRIirv6XXZN482M13kj+C91FlCbQRS1FzLdJoo18e7+/KIA6T4rEmQ95nncqtHNkEnND1de9F92hTgDlAs2xgt2Tmm7TeEItn7/cqC3/S9AQIy6ul6USY0M9h2jYXN5Ts9YWAtkd57bvYavTeaZ0zTnNQT5FVUvKASWcoF6KhTWAoSwYGX+V+jDPc+lMF4xqiS8WbQJv7wj3F8sw9XN7+njU2uXw== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(2616005)(4744005)(110136005)(55016002)(66946007)(956004)(38350700002)(26005)(36756003)(66556008)(86362001)(54906003)(2906002)(66476007)(44832011)(38100700002)(52116002)(8936002)(8676002)(1076003)(8886007)(186003)(6666004)(508600001)(7696005)(4326008)(83380400001)(5660300002)(316002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: c0I9X+wWtgaqCmgdzFe02G9SdfZB6iCdzRtv2bEeFcAUS28cJIzP6gcgFX2Lcl7Aj6jWz1OtiZg+LlEkZ9m7x+7wPIXLvRb7rHX18RfppAWSl+eYyq+JvAPwzvcYPXaHUv6d+2rJp7HK2cBE810+7kSC1Yu/9x+dCBAvfbq4CJZDhAbQ9P+NRvBiXOfkDyLCNHgv11gRagP1dNm8+YI+l0geGdrRzrGztQQj+AIJAZsyCXgBEWX7DkWlUHa4d18qn8SZx+7xUwOGrdR7S5M3s7bSKtFr9v/B7UoY6+Pa2mJAUTtgE9CHFnz3gZNHtjTAWPHWR31V1UwiGZ6SyTw29d0ba/3ihDVSkc+IoxnqHRqUOVl9NqsT1VC55iTpmkATELXkpoYgr1ZjLhnUPmttuIqQVK8m7B1BgI5GsNaJfRBsr9K0UAu5A9xdteR4PASK5BZYoYSxJp7aHpwtuc9dA/WKJzEmQj5R5jDMGPy0kNavUMBzCfUHpcBX8ZPMVFCKLOXVAJbP/vjCVYrlPmf1nvYyDa3ZWs0KOCnTBoZG5YSZBA4hcGn4PifqawDm5weA6teC2vCn1W6I4z7xrHoepGi03aTzTUSMqavrbwriY4Zr82bB50Njl77YV9lrlfwQBPVW5m2dHB/5dBXC/jzBK/bVn2KtTC7qGHIo2MebUkBU0CVkFg+szZtScYWHSmhW3HXWKgLeRHFNBkVS/ts05jK3XRSYCoOnCUKtsQ/Hk7uPqm3vXQ8QbZaxZ8HidS1zitFlLJfCS4oDHA+8jRSMY+sb4e91Ic4ppeviqLkUwMxOTxfM5eL1FeUPfmqRt1MbctvxvW+8VBHA9W6mINlS7V87LWXK3nhAIfOBo/JH32G5UzhirZZITAOFv8SV3O9OfKUTOD6CMgxOSVAHbdS2eS7pBdw26LMIsnEbq0g//q1BXhUZ8yLMT0kQQ7u6VISWK2a6z/dMmOr/HWFdyuThUdN5CcdI4oR2brNiQlA0WYzV2+jBsR0KGsgB+ekXemTUVnq4AIte3bewbmSFJBPhN90jh/QoEKIHe6rFVV881nGNT6BZxaL4T1ivXt3hLv6TX2yCvqdsKZMXhZakzpQHr0MsoHRfSWQ+dM92MjVtERMXn7kCfMh14R1TCMXDIPKn1tb+bfOCySVEx0PfEagHc6lBqaRLwxz0ii67UBqIfknFDR2aIGAwFvEEA1fyp+S9LgttTdgyg7YnkVmQhzUGWoV0KpaOW4VeQdPps2V2syzbKNfoLCwcj8YAXTAfkq8Z46a4miAwtdTHR/8HxnrQA03y79Ra/eevGeNILEXhxCzrJU16uGThuaYqI7ANP/XW X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 20b36688-047c-4bf6-88fe-08d96e046a54 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:25:49.6139 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 5VGay1LdI3EqmmrFK5JovSvKf7F5W8tvbFtXneLGp1VYvdAi96yPAxZFk0g4OWZpVfrDeyDdmYyQPpJXanO8AA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7796 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" We should be returning illegal instruction trap when RV64 HS-mode tries to access RV32 HS-mode CSR. Fixes: d6f20dacea51 ("target/riscv: Fix 32-bit HS mode access permissions") Signed-off-by: Anup Patel Reviewed-by: Alistair Francis --- target/riscv/csr.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/target/riscv/csr.c b/target/riscv/csr.c index 50a2c3a3b4..1f13d1042d 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -181,7 +181,7 @@ static RISCVException hmode(CPURISCVState *env, int csrno) static RISCVException hmode32(CPURISCVState *env, int csrno) { if (!riscv_cpu_is_32bit(env)) { - if (riscv_cpu_virt_enabled(env)) { + if (!riscv_cpu_virt_enabled(env)) { return RISCV_EXCP_ILLEGAL_INST; } else { return RISCV_EXCP_VIRT_INSTRUCTION_FAULT; From patchwork Thu Sep 2 11:25:00 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523648 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=mmlOKRKs; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=MniNymu+; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fCm1Cfjz9sSs for ; Thu, 2 Sep 2021 21:41:56 +1000 (AEST) Received: from localhost ([::1]:44706 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLl6P-000618-Qi for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:41:53 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47366) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkr1-0000wV-Io; Thu, 02 Sep 2021 07:25:59 -0400 Received: from esa2.hgst.iphmx.com ([68.232.143.124]:64029) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkqy-0002og-7D; Thu, 02 Sep 2021 07:25:58 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581956; x=1662117956; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=daFfzZ/Qkti+ZKqnQDNJBCDb7MKZQhcGW6vK/Vz3oAI=; b=mmlOKRKsd/qF+C8Q0IJkw6qJ6kzMHLoaQU3jew4RtMzzdlpgdgX4tTGh F7PSIthFmrUmUOFG5aavpKwlbLSQ2ACuiPA0bQPtVIMFPKAYMXFTQPQ+p KFSeJff1LKvst3HmOhsZLAjydGnayLv8gSxkx6qk/5D/LB9hY1r8MlvaY njUQIkd+EkpZ4ZEpiZAcwHoVRfeNp7qgcnuMSgueBUqTxk70KmDp1XgJt 6yeZ7QtN/wU3LdF99G6zzshhUwQImHrTvK1HuVGTb9fFex3GwFX/1Sqy6 NeCTK7MT1sKG8hZW4NMm7rFtyyRfFmdIUXdZrePuQR1OpprBmvcxD5kUU Q==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="282832037" Received: from mail-mw2nam10lp2101.outbound.protection.outlook.com (HELO NAM10-MW2-obe.outbound.protection.outlook.com) ([104.47.55.101]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:25:54 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UNFsUgFO106G2DZpQ0yCPnTaOF3gWwiyxCxUx4MJdw99qFz0wr7ntk29No+FdRTaDHJkart/hf5EpPdC8LlFSl+BLlPrrPFzEqhErQrTJ8ezWwWujaVqntecUVH1uTe9fknoqUGLdEhZEeR/YEUmQAjgax7J8p+5yF6bQ2dyGJ4Q7uqy8mSMqgTz/g3JAKz/pHEGKLpFzQ6nA50Y5OyPnm9nEYau38i83eDHYK3Mqe3ZfdcNn/hzO4rtBCzALBWzzdXvz2GM+1u+7qe7THd7Sur0kmb7EA3Rzezm4vvO/ynm4r4vS0kOqciKUvYfeFiRCQb6kaIsI2R/N33vxclklA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=m6bVhk1FBRteZ/JPwH6wRPF9v/QW91pw0j9X0YBex7g=; b=ksB0krMMXRQIe1AMkGZwqG9qpaWwcBXiGcogJUmj9Qo39KaUUXcEUaRRRL5K/bMzZtNBy1suX4q75A+XgpFVBcV6yakeV5OwAAy4lV5HhSiHNJxfJ2JnIxhW2jHTG7eh0MmhNl2WQTOYmX5KDmNwNZcwrtHS35yf83F6o6glsJw8LPrWoPSh1W6VJDlg62OJtwr9ojGYAMT+40Aa02KcrgZhBhSRZHz3VW3OpthWlUzqTDh4yt81bZbfJP0xfaIbw/N13ToMpxOYc7dV5LwlRy6Z+BlCc2FWzoepB7TxZlZJZrZqa+zx3SrOXiYCWPbWbT40DwGjjkxwyd/a5HCVNA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=m6bVhk1FBRteZ/JPwH6wRPF9v/QW91pw0j9X0YBex7g=; b=MniNymu+dntAQ2h1UhI6W03YX2VKiR/+hl0NAywTbZci1DD0oD9F4lmveNd3BP5nhoR46BZ7oNMG4vKtPaTRgbLZZ3hNzWwT/AxSISmcL1/NtwNWhwwwglaSbfl0YjMfewRtFVf6+3PrHYmhZAGQcFIP4zwMLriuDW4CC6LYwPk= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO1PR04MB8250.namprd04.prod.outlook.com (2603:10b6:303:161::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:25:53 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:25:53 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 02/22] target/riscv: Implement SGEIP bit in hip and hie CSRs Date: Thu, 2 Sep 2021 16:55:00 +0530 Message-Id: <20210902112520.475901-3-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:25:49 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b47ec052-c6fc-4fca-1343-08d96e046c89 X-MS-TrafficTypeDiagnostic: CO1PR04MB8250: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:173; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: SAfKL8F86/xI+YejM8plI4gY1ZWsLO4Gfq9pE4JDg31NK9BAbDHxVGOTJRXvS6gQt51HeOPfJkEo3TBLn7/GzeLiy4lktNziAQE0MpfKIv2yATCSf3JK3cVVJFhESIuINlSbSTH90b6hDarJH6kMKLOdrKDq+BwrDPlm0VRhzBLIHFzb8o2QSwSkpPXtjxf2md5chTL/xsqso4Khwefo1zUo/GBKd16tssd6z0FFOVZk6Z+AzFFpfU2X+DwJh1VfgEksVR6yWJr6Jegyst6zdd5UCqu54S4qatK0KTH9+LjS7hA7V3r8uMRS1vD87kt/EQin8m1Suf7B6QQpcqrLJw9Ximfv6o5KsZZlFicyy56gxdRgX9yl6CBHvxEmK4NmbimE6sL/DLHzGPg80fo2hhf1b2hITyyinalQ7DgyJP5RhC3LCQ/swhJnwYIxKYamjr1xr1sgl6xcsqwIEyZ6AKM5dH3jfHjipatGYS8HoHg1yqWQrGSn6pvmk3OzYuEkr17MznEw+rQk8K4mg+t58qZT5dE3CbnHHeiY/xOMvaK8KOch1NQojGd/uPQKfLAYnxCQ88cW9KKEW/7dcYPLWmMH4tRHouWBXb0Ol1RWKCEDP/YnWCZhv8mQJWKX9lgi45psEdHuvRGm5KAU7Wa1iN6spq0VzBnYUZOXdzeg2qDPBNJvwXlVW6RxL8Jk5+VnJx2l+RhrSf5JWiguexXU3g== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(55016002)(83380400001)(8886007)(7696005)(52116002)(6666004)(316002)(66476007)(508600001)(66556008)(86362001)(38350700002)(38100700002)(8676002)(186003)(26005)(36756003)(2906002)(956004)(8936002)(1076003)(66946007)(44832011)(5660300002)(54906003)(110136005)(2616005)(4326008); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: lQh9aMEhFSpZYqfIraPLxjKI4FNQlhyL7fazS0TcXVrCICER2cV45bDzFb3SI4fJrVgJwdxulBZuJiPDx3L2ZV7x2SypJ1JY++icjrFnjIfNsP220sZ1pz4d5E/UxWv15iYm3PVkwdz0+hemzMTL/4xmJscv/MaXAcpeOwa1xBdzvwApyrFvUH6BjRsljJ3ZyGjt6qAYW9mWWdGZTGFzq4d4qY/cdILZBnJq3y5Q+Ad/7+APZBK/Hu0B42flFEEHeQqQNJXG2N8vDxuItfeObuZTVdGYuBANc6dwu9/ozaKg3oHZ45jITtWsbRAhsCl8R8gxs+iIHBH05VozoDRPByJxb7qk6Jf7DwvsyE5T1ZEddlR9m8UBehu2pRCyqxTzoNm2De/XuOYmjfS6J6pO+3arDeRUGb20+X34v8y0KafUj41oy482iFxRUqJkqpMX/17pPATMP6aGPS3jYyajBTBFJgzJCwgKLriyAEoB2olwMhWxUeyx0GYjBHw5vcWbmB1v8EGq2CTODzr1fMWmlcaADOFWiuU5vZeP8E6CHfNeuHzUEA2GexrMrW1qcbldT7zTXMUeSy0SZtJ+C78wTtl0OSc4F4Q05qyRmEYiT9eerCMePxICH9RJZux38O94hIckTuSLmTYAolf66jg7EKZQgZCUCOC4KbKWPm4AxB4BT0dh7eXYmWsPRCptHL0qSJjC7HLUmv1UYUBeoAsVh4OItHOFw3sGCMOjfMuRQYsN6bb1AgH9ARSTRCez8BYG1ViaC2nvia1nLN7Kl3IWdNWfeRmUKX01cDasrTEFa8jAAl1LplDo2eZjnXpi8J/VVcK5WhAivHebTDvPPY9yvoW8BPV1z3j42OmCfmHA7V9qQSFU32XPF6duauybg0O11CZ4W8Bn+kAFmEqEcEv60lnbeCnKy4jaUedyRhNjmCVPpNV2yPyJ0Lb/76JDmcyp7/heDmT8FCDuRolZpr0W0UYSPaqM5k0lY0GtODcHwpy8yKV3Y1TjWB08oTJuPVzHnagqfwbeBnm4w+y5ffenZ/B9vR0vKf63rG5l50HFQvFhKCu29yzz99KKVHC27DCZ/bVWsUs6jy4eBrh9my/Bv+xln+vQE0IAGjnBGxotn3sO68DgpAfM9OxLnxUcwpc7kq/26C4hQTAYQOOYydDl1D/3FMkDKdGEouGb3rCeQ9IahdpzLzTpmmWvFla20D58FmKH4Dkd79uZbShzIZs0/CkVw8ZygIuedR1cqwdX9J6IYzSjsE4Cyn75ohxG1IB7XvnfH20pEUjky9Iu618MMuqNsz6x896/eHN6G0SnqxBhiaMnNb9ibAdSEqZ3DDtF X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: b47ec052-c6fc-4fca-1343-08d96e046c89 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:25:53.0528 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 0ywBCVWn4eVE7OSoXWAuPaq1hSNF0U8oFndwj7ppOZuinqsr5uUUi6rQi1QLCa1dSn0qw/EZnch8DiWRqD4ECw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO1PR04MB8250 Received-SPF: pass client-ip=68.232.143.124; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa2.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" A hypervsior can optionally take guest external interrupts using SGEIP bit of hip and hie CSRs. Signed-off-by: Anup Patel Reviewed-by: Alistair Francis --- target/riscv/cpu.c | 3 ++- target/riscv/cpu_bits.h | 3 +++ target/riscv/csr.c | 18 +++++++++++------- 3 files changed, 16 insertions(+), 8 deletions(-) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index dc1353b858..9d97fbe3d9 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -368,6 +368,7 @@ static void riscv_cpu_reset(DeviceState *dev) env->priv = PRV_M; env->mstatus &= ~(MSTATUS_MIE | MSTATUS_MPRV); env->mcause = 0; + env->miclaim = MIP_SGEIP; env->pc = env->resetvec; env->two_stage_lookup = false; #endif @@ -600,7 +601,7 @@ static void riscv_cpu_init(Object *obj) cpu_set_cpustate_pointers(cpu); #ifndef CONFIG_USER_ONLY - qdev_init_gpio_in(DEVICE(cpu), riscv_cpu_set_irq, 12); + qdev_init_gpio_in(DEVICE(cpu), riscv_cpu_set_irq, IRQ_LOCAL_MAX); #endif /* CONFIG_USER_ONLY */ } diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h index 7330ff5a19..17ede1d4a9 100644 --- a/target/riscv/cpu_bits.h +++ b/target/riscv/cpu_bits.h @@ -504,6 +504,8 @@ typedef enum RISCVException { #define IRQ_S_EXT 9 #define IRQ_VS_EXT 10 #define IRQ_M_EXT 11 +#define IRQ_S_GEXT 12 +#define IRQ_LOCAL_MAX 13 /* mip masks */ #define MIP_USIP (1 << IRQ_U_SOFT) @@ -518,6 +520,7 @@ typedef enum RISCVException { #define MIP_SEIP (1 << IRQ_S_EXT) #define MIP_VSEIP (1 << IRQ_VS_EXT) #define MIP_MEIP (1 << IRQ_M_EXT) +#define MIP_SGEIP (1 << IRQ_S_GEXT) /* sip masks */ #define SIP_SSIP MIP_SSIP diff --git a/target/riscv/csr.c b/target/riscv/csr.c index 1f13d1042d..bc25c79e39 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -408,12 +408,13 @@ static RISCVException read_timeh(CPURISCVState *env, int csrno, #define M_MODE_INTERRUPTS (MIP_MSIP | MIP_MTIP | MIP_MEIP) #define S_MODE_INTERRUPTS (MIP_SSIP | MIP_STIP | MIP_SEIP) #define VS_MODE_INTERRUPTS (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP) +#define HS_MODE_INTERRUPTS (MIP_SGEIP | VS_MODE_INTERRUPTS) static const target_ulong delegable_ints = S_MODE_INTERRUPTS | VS_MODE_INTERRUPTS; static const target_ulong vs_delegable_ints = VS_MODE_INTERRUPTS; static const target_ulong all_ints = M_MODE_INTERRUPTS | S_MODE_INTERRUPTS | - VS_MODE_INTERRUPTS; + HS_MODE_INTERRUPTS; #define DELEGABLE_EXCPS ((1ULL << (RISCV_EXCP_INST_ADDR_MIS)) | \ (1ULL << (RISCV_EXCP_INST_ACCESS_FAULT)) | \ (1ULL << (RISCV_EXCP_ILLEGAL_INST)) | \ @@ -644,7 +645,7 @@ static RISCVException write_mideleg(CPURISCVState *env, int csrno, { env->mideleg = (env->mideleg & ~delegable_ints) | (val & delegable_ints); if (riscv_has_ext(env, RVH)) { - env->mideleg |= VS_MODE_INTERRUPTS; + env->mideleg |= HS_MODE_INTERRUPTS; } return RISCV_EXCP_NONE; } @@ -660,6 +661,9 @@ static RISCVException write_mie(CPURISCVState *env, int csrno, target_ulong val) { env->mie = (env->mie & ~all_ints) | (val & all_ints); + if (!riscv_has_ext(env, RVH)) { + env->mie &= ~MIP_SGEIP; + } return RISCV_EXCP_NONE; } @@ -960,7 +964,7 @@ static RISCVException rmw_sip(CPURISCVState *env, int csrno, } if (ret_value) { - *ret_value &= env->mideleg; + *ret_value &= env->mideleg & S_MODE_INTERRUPTS; } return ret; } @@ -1078,7 +1082,7 @@ static RISCVException rmw_hvip(CPURISCVState *env, int csrno, write_mask & hvip_writable_mask); if (ret_value) { - *ret_value &= hvip_writable_mask; + *ret_value &= VS_MODE_INTERRUPTS; } return ret; } @@ -1091,7 +1095,7 @@ static RISCVException rmw_hip(CPURISCVState *env, int csrno, write_mask & hip_writable_mask); if (ret_value) { - *ret_value &= hip_writable_mask; + *ret_value &= HS_MODE_INTERRUPTS; } return ret; } @@ -1099,14 +1103,14 @@ static RISCVException rmw_hip(CPURISCVState *env, int csrno, static RISCVException read_hie(CPURISCVState *env, int csrno, target_ulong *val) { - *val = env->mie & VS_MODE_INTERRUPTS; + *val = env->mie & HS_MODE_INTERRUPTS; return RISCV_EXCP_NONE; } static RISCVException write_hie(CPURISCVState *env, int csrno, target_ulong val) { - target_ulong newval = (env->mie & ~VS_MODE_INTERRUPTS) | (val & VS_MODE_INTERRUPTS); + target_ulong newval = (env->mie & ~HS_MODE_INTERRUPTS) | (val & HS_MODE_INTERRUPTS); return write_mie(env, CSR_MIE, newval); } From patchwork Thu Sep 2 11:25:01 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523652 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=A5aIdFdY; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=KhjYkFqk; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fL02Krcz9sW5 for ; Thu, 2 Sep 2021 21:47:20 +1000 (AEST) Received: from localhost ([::1]:53146 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlBe-0003Pl-2Z for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:47:18 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47380) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkr5-0000yk-ER; Thu, 02 Sep 2021 07:26:03 -0400 Received: from esa3.hgst.iphmx.com ([216.71.153.141]:19800) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkr0-0002os-V0; Thu, 02 Sep 2021 07:26:03 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581958; x=1662117958; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=IwLfceaii+ewxtnmZtAf3ROwzid1cVFqrP+CLu+BDRY=; b=A5aIdFdYIt3dzlMrryiXaCZxixWD1qCTHpYNdDu0mrOYrAr3CD2ZIr5N k0p1fVR5LpmmbZnUeEqSWxAOFpG3ujd/PaIKleLWzcQK2MZuLUaVD06wA 4wGCCKqTkija8vofpigIH1WrMsZmF0pgqxVE0vwAx9I53/VOOIfrMcCUw 6/oqGySlibdp1LF36H9uCHjcayAioW/YAqi9U0q6+eLMV2FY4NnjuuGn5 a0iwAKa5k5rhohQoih6eQnt/Mm/MiEf3kMAwteV4UrpTwJ0AALYXOIRO/ KtrNDoxsp5+0HY6S5S3zVuUWIPuN3ePKUlZCT14fjUUu7VqUTlk+cx0K/ g==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="183824517" Received: from mail-mw2nam10lp2104.outbound.protection.outlook.com (HELO NAM10-MW2-obe.outbound.protection.outlook.com) ([104.47.55.104]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:25:56 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=iN1YVEmTZ5IwsPA8K/cxz8JVFLN2oM9bphp6xZOb2gltTPFtpixJ+gX6Jx3HVcPJLJN04coPB6L7LnLED3W4xuFiMUulJTZ4VSyXaGYHwpBZR6DhNmFNXVah8G2KsD6V1QPwJiX850XAO1Uwa4I/BMrXHk8JR5FprJ6av43Cmb2na0i7d3MZ9YXhSKaLLmnMcpsWACgFKeE3wLVaI0C7r0p/5pfCmAHVuIiLjvteIQvP1TBIHZuupSwHZAdAJKQg9Hi7eJRHCZ/RAWiSKjDTdjDLuUEG810tDo2Eeo8N/MvTBvYF7OJfVm3W9Ep/7mXl6WRLlz5p+vkVzbr5wtuaNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=kjFSOwjIthW90qmewWG2B0hiF7iLbHK2Q4KVucG4fzc=; b=hOhpbVQqV34fLMHySYmEKDnRZNs7q79AQfl9qhf8czj4qHjmX2Gtr3S5V6v0inwUk9WI20QAZaiM0qIEjgy1sPP5pHnfUxh1HCx2yopuAOFS/q47xgz22AuSjntpXzRQuoTv8cJdMF6snURf/6TWO13Wx+VwxRf0Tr5fHxsmvklxfEWSKs/WdjHM42JlOTiA2NJYonS1/Mir+vvoGu0qANK9hnKm1pIDBG+yCvGRz8g3NSAKlzwjkcaHXsnhWVVuhAc1jkBty/kvXAnLtTWA88jPB/oyRPuwZi9T1CdxJiDly/IHLcIckpPWB/bwOAmTv8YGDsabN5X76spltXLHCg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=kjFSOwjIthW90qmewWG2B0hiF7iLbHK2Q4KVucG4fzc=; b=KhjYkFqkb6T6yH9TCgqnp5OEFWFvW0HwZ/AX7UTqlVlAWKtETnc8Y82hCGLd32xOPBg9AbieO6L1du8fcTNDxZCpR8i3y9JeAsXty3EfLid36Z11akVpxL8m3OjA4nWyP4uWDgSOl6Lr6X9GrsQ7kVzfREsjnrouA8b6Cj3i1CM= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO1PR04MB8250.namprd04.prod.outlook.com (2603:10b6:303:161::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:25:56 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:25:55 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 03/22] target/riscv: Implement hgeie and hgeip CSRs Date: Thu, 2 Sep 2021 16:55:01 +0530 Message-Id: <20210902112520.475901-4-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:25:53 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 083c69db-e6e2-47b7-dc78-08d96e046e36 X-MS-TrafficTypeDiagnostic: CO1PR04MB8250: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 7wmAKFLgZ2PnW3x0bN/Da2OwATEefZXbKGNLOGmy2NVPi2KZvjS5g2K1BggMQZTYYiseWWhzXeG36oWEaCxj7slqgjEcUnKtfKQhcwTZmn6KX/qQNLYg+Xh5cJ2+uQ5Y80zEHfhLRLjVdLaYc15FjQs+DS6rHUuGQvFh1LSeJjXXSzB6WSSfXb7dO/XkOCDfQegTS3YN+swNtBlU2RyHqiwtMs9jdJQYAQUgZbOa6vzxGzjk72Or49vQ0k3JsVfSZyogXLQapcn+yPHuh1w+U8BGm7dr+YY15ISPpfCJJNs2vr8xdzmeZcnuwnUK5MRNpnMxprTZkzyvBWSdFWxkIa74tWTJJf2RZpGldEkLSFk/y6wi1+jT9c/IjbGmw/lT/+OTeC3AfsRiNG1SWAF8UVaM/tqi5HoqrIohm6nOYgoY17eatjeJwRfWEg7N/i6mscnEFK+4v8WQiGpcGDXEcENw/8hfsWYMFmjILGNpINRkP+YweG3KysQAIJDVasprwsWKi0NOJAPATn696xsThdKdiBVKC9GGZeeMoDMfGGOIhHdLEsCcHy6PbwUvgneZPxkFo8h51TSIewjzC1hkhY8v6RH1/SZ9qKk/q0n6J4LoH9rTNK5Cvo4yotgXI5nm7NrC8LX3fF1Go2Deegt4T7RAGQL0cE3N+wsUJeKg3vV7Wy+M9RyqKcdb51aLiQwR/FNwF4jocQ/oTT8om6h3ng== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(55016002)(30864003)(83380400001)(8886007)(7696005)(52116002)(6666004)(316002)(66476007)(508600001)(66556008)(86362001)(38350700002)(38100700002)(8676002)(186003)(26005)(36756003)(2906002)(956004)(8936002)(1076003)(66946007)(44832011)(5660300002)(54906003)(110136005)(2616005)(4326008); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: hG1fcPslqQvlsGrvJoz5nDvhmzD21H3QnviYOlCzdN1mG8MQDu1MgvUjUh0ej0o9HPHrDeZZSXTJeGGOKxOaXKJusRem0EKNIpJKc+Me/PPA/ptEOEdYC7Nu9xaY3H77J8wn7X35UwSTKfdStn+LUn7EDA5j4uU/6ekYccIct4K6pqyqxdVIH+AWLKgotRCgh58VqQXUls0fxJc3dnM/3VA/iXdjvg2ch0IeMYRHUyVHGkjdrO9eSoAEzaSa2tmh+YayOJn0BoYY7a4BCOhTJ2CdWt4eD1scGdyPVUZw6ezrclhPMO10itXCPelm4umJsplB43slyXPzsbpp2CR1wMI36EvGquvG4uu1q+uuGTP9Db4vR3cF2PbU95MnA3TCrcNUSoazkFHYkWOcHvcSjOY5DhKJ/jsx1lRgtuxuz6OD6L9YmA6/XtauPnVVqZqpjY8lk1rnBaVd+G1n2EXm8BL6Pax4LxiO7qFu1H/amdmEWo0eC5YTIxxEroyfyL/ODV7anCRNOpwLCYhn8tIZ45Cf3kwEyt8gwhgbYs/Ljl0Rob32JeJMxozKcVXA6xMmgK2o8WOBf4sPdbWRUI6lmgUjGcrg2qs/N5Lka0Dw7fQS7RSy7x8dc//tUYeuPiIsbN9kPzPWu60Q2SM7U97saEv1t1N/CelMTUiJ8hCNpy+VN0Swt9TGDskdX7E0Fis5O4bIuxLYh5Pr1S5jYWSbfOkv+NzZkJzjZOH5YJ8KA3hh39jhPsQ43Hl8FDHAZ0ZsZKPLJFywpC8bk2jaiy6DOBhUynZVkSeq65MYGvTfGfwf00OCaxX8HK5gi68kNZyf2FqOCGtPqBOtdaenar+W/9DbBmC0h4eqil8ZVXuat3ZF3bmyqeHu6iL8zElVtImii+ypK0g+ylGN2u7+WW9GrKFtOhlo0OCCS3UzdjKaqZqCuz4KoWvKyLQOTkwIP756XZk1qh2XkL0MSp7lgav59U6H/Rs0ULNtySF5ZhKpgOfcCHoYlIxL4AJWplf1z2PZ1R1Lv2XtkXxSsj76lU0QzjqObcydOmFi+sYLffwn0xyd8g11aOnJ3tTdHH4qYhRdLMlUt4cqdR00RSmoNaZph/70OrgwTBd0brUriTlCN3S9vS5h9ZiTh65aQSCUk50OtzF6tDmTrRLLwmIDDNwcMwntcpzRv35Pc6tuACxPLKdOCoxRKDF1D5TBLqc5yBNMOwkib3cn4s9f1BhDUwYLnLWfg4q/gkSkJzjYmd4lGuoV+TG5eQ0obuch0Ww8Y37xLcz0ri6QvIN232MgabXpZHQN1ydCo4ApKKGfHWW0Vmnzan9CwI5x91nWGPPTgQyk X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 083c69db-e6e2-47b7-dc78-08d96e046e36 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:25:55.8993 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: jKvJemaWEw6kPWmUsCXrd6sZwOc1rfuIkJA0umFeRDevhbloh8L2+aH/zb0OVDevFHp2u+fi5MnlhSLL69X73w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO1PR04MB8250 Received-SPF: pass client-ip=216.71.153.141; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa3.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, RCVD_IN_MSPIKE_H2=-0.001, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The hgeie and hgeip CSRs are required for emulating an external interrupt controller capable of injecting virtual external interrupt to Guest/VM running at VS-level. Signed-off-by: Anup Patel Reviewed-by: Alistair Francis --- target/riscv/cpu.c | 61 ++++++++++++++++++++++++++++----------- target/riscv/cpu.h | 5 ++++ target/riscv/cpu_bits.h | 1 + target/riscv/cpu_helper.c | 36 +++++++++++++++++++++-- target/riscv/csr.c | 43 ++++++++++++++++++--------- target/riscv/machine.c | 6 ++-- 6 files changed, 117 insertions(+), 35 deletions(-) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index 9d97fbe3d9..0ade6ad144 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -572,23 +572,49 @@ static void riscv_cpu_realize(DeviceState *dev, Error **errp) static void riscv_cpu_set_irq(void *opaque, int irq, int level) { RISCVCPU *cpu = RISCV_CPU(opaque); + CPURISCVState *env = &cpu->env; - switch (irq) { - case IRQ_U_SOFT: - case IRQ_S_SOFT: - case IRQ_VS_SOFT: - case IRQ_M_SOFT: - case IRQ_U_TIMER: - case IRQ_S_TIMER: - case IRQ_VS_TIMER: - case IRQ_M_TIMER: - case IRQ_U_EXT: - case IRQ_S_EXT: - case IRQ_VS_EXT: - case IRQ_M_EXT: - riscv_cpu_update_mip(cpu, 1 << irq, BOOL_TO_MASK(level)); - break; - default: + if (irq < IRQ_LOCAL_MAX) { + switch (irq) { + case IRQ_U_SOFT: + case IRQ_S_SOFT: + case IRQ_VS_SOFT: + case IRQ_M_SOFT: + case IRQ_U_TIMER: + case IRQ_S_TIMER: + case IRQ_VS_TIMER: + case IRQ_M_TIMER: + case IRQ_U_EXT: + case IRQ_S_EXT: + case IRQ_VS_EXT: + case IRQ_M_EXT: + riscv_cpu_update_mip(cpu, 1 << irq, BOOL_TO_MASK(level)); + break; + default: + g_assert_not_reached(); + } + } else if (irq < (IRQ_LOCAL_MAX + IRQ_LOCAL_GUEST_MAX)) { + /* Require H-extension for handling guest local interrupts */ + if (!riscv_has_ext(env, RVH)) { + g_assert_not_reached(); + } + + /* Compute bit position in HGEIP CSR */ + irq = irq - IRQ_LOCAL_MAX + 1; + if (env->geilen < irq) { + g_assert_not_reached(); + } + + /* Update HGEIP CSR */ + env->hgeip &= ~((target_ulong)1 << irq); + if (level) { + env->hgeip |= (target_ulong)1 << irq; + } + + /* Update mip.SGEIP bit */ + riscv_cpu_update_mip(cpu, MIP_SGEIP, + BOOL_TO_MASK(!!(env->hgeie & env->hgeip))); + } else { g_assert_not_reached(); } } @@ -601,7 +627,8 @@ static void riscv_cpu_init(Object *obj) cpu_set_cpustate_pointers(cpu); #ifndef CONFIG_USER_ONLY - qdev_init_gpio_in(DEVICE(cpu), riscv_cpu_set_irq, IRQ_LOCAL_MAX); + qdev_init_gpio_in(DEVICE(cpu), riscv_cpu_set_irq, + IRQ_LOCAL_MAX + IRQ_LOCAL_GUEST_MAX); #endif /* CONFIG_USER_ONLY */ } diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index bf1c899c00..59b36f758f 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -148,6 +148,7 @@ struct CPURISCVState { target_ulong priv; /* This contains QEMU specific information about the virt state. */ target_ulong virt; + target_ulong geilen; target_ulong resetvec; target_ulong mhartid; @@ -185,6 +186,8 @@ struct CPURISCVState { target_ulong htval; target_ulong htinst; target_ulong hgatp; + target_ulong hgeie; + target_ulong hgeip; uint64_t htimedelta; /* Virtual CSRs */ @@ -336,6 +339,8 @@ int riscv_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg); int riscv_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg); bool riscv_cpu_exec_interrupt(CPUState *cs, int interrupt_request); bool riscv_cpu_fp_enabled(CPURISCVState *env); +target_ulong riscv_cpu_get_geilen(CPURISCVState *env); +void riscv_cpu_set_geilen(CPURISCVState *env, target_ulong geilen); bool riscv_cpu_virt_enabled(CPURISCVState *env); void riscv_cpu_set_virt_enabled(CPURISCVState *env, bool enable); bool riscv_cpu_force_hs_excep_enabled(CPURISCVState *env); diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h index 17ede1d4a9..a1958dbd6a 100644 --- a/target/riscv/cpu_bits.h +++ b/target/riscv/cpu_bits.h @@ -506,6 +506,7 @@ typedef enum RISCVException { #define IRQ_M_EXT 11 #define IRQ_S_GEXT 12 #define IRQ_LOCAL_MAX 13 +#define IRQ_LOCAL_GUEST_MAX (TARGET_LONG_BITS - 1) /* mip masks */ #define MIP_USIP (1 << IRQ_U_SOFT) diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c index 968cb8046f..ee316db594 100644 --- a/target/riscv/cpu_helper.c +++ b/target/riscv/cpu_helper.c @@ -46,7 +46,10 @@ static int riscv_cpu_local_irq_pending(CPURISCVState *env) target_ulong pending = env->mip & env->mie & ~(MIP_VSSIP | MIP_VSTIP | MIP_VSEIP); - target_ulong vspending = (env->mip & env->mie & + target_ulong vsgemask = + (target_ulong)1 << get_field(env->hstatus, HSTATUS_VGEIN); + target_ulong vsgein = (env->hgeip & vsgemask) ? MIP_VSEIP : 0; + target_ulong vspending = ((env->mip | vsgein) & env->mie & (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP)); target_ulong mie = env->priv < PRV_M || @@ -167,6 +170,28 @@ void riscv_cpu_swap_hypervisor_regs(CPURISCVState *env) } } +target_ulong riscv_cpu_get_geilen(CPURISCVState *env) +{ + if (!riscv_has_ext(env, RVH)) { + return 0; + } + + return env->geilen; +} + +void riscv_cpu_set_geilen(CPURISCVState *env, target_ulong geilen) +{ + if (!riscv_has_ext(env, RVH)) { + return; + } + + if (geilen > (TARGET_LONG_BITS - 1)) { + return; + } + + env->geilen = geilen; +} + bool riscv_cpu_virt_enabled(CPURISCVState *env) { if (!riscv_has_ext(env, RVH)) { @@ -228,9 +253,14 @@ uint32_t riscv_cpu_update_mip(RISCVCPU *cpu, uint32_t mask, uint32_t value) { CPURISCVState *env = &cpu->env; CPUState *cs = CPU(cpu); - uint32_t old = env->mip; + uint32_t gein, vsgein = 0, old = env->mip; bool locked = false; + if (riscv_cpu_virt_enabled(env)) { + gein = get_field(env->hstatus, HSTATUS_VGEIN); + vsgein = (env->hgeip & (1ULL << gein)) ? MIP_VSEIP : 0; + } + if (!qemu_mutex_iothread_locked()) { locked = true; qemu_mutex_lock_iothread(); @@ -238,7 +268,7 @@ uint32_t riscv_cpu_update_mip(RISCVCPU *cpu, uint32_t mask, uint32_t value) env->mip = (env->mip & ~mask) | (value & mask); - if (env->mip) { + if (env->mip | vsgein) { cpu_interrupt(cs, CPU_INTERRUPT_HARD); } else { cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD); diff --git a/target/riscv/csr.c b/target/riscv/csr.c index bc25c79e39..77fb5884bc 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -764,7 +764,7 @@ static RISCVException rmw_mip(CPURISCVState *env, int csrno, RISCVCPU *cpu = env_archcpu(env); /* Allow software control of delegable interrupts not claimed by hardware */ target_ulong mask = write_mask & delegable_ints & ~env->miclaim; - uint32_t old_mip; + uint32_t gin, old_mip; if (mask) { old_mip = riscv_cpu_update_mip(cpu, mask, (new_value & mask)); @@ -772,6 +772,11 @@ static RISCVException rmw_mip(CPURISCVState *env, int csrno, old_mip = env->mip; } + if (csrno != CSR_HVIP) { + gin = get_field(env->hstatus, HSTATUS_VGEIN); + old_mip |= (env->hgeip & ((target_ulong)1 << gin)) ? MIP_VSEIP : 0; + } + if (ret_value) { *ret_value = old_mip; } @@ -939,7 +944,7 @@ static RISCVException rmw_vsip(CPURISCVState *env, int csrno, target_ulong new_value, target_ulong write_mask) { /* Shift the S bits to their VS bit location in mip */ - int ret = rmw_mip(env, 0, ret_value, new_value << 1, + int ret = rmw_mip(env, csrno, ret_value, new_value << 1, (write_mask << 1) & vsip_writable_mask & env->hideleg); if (ret_value) { @@ -959,7 +964,7 @@ static RISCVException rmw_sip(CPURISCVState *env, int csrno, if (riscv_cpu_virt_enabled(env)) { ret = rmw_vsip(env, CSR_VSIP, ret_value, new_value, write_mask); } else { - ret = rmw_mip(env, CSR_MSTATUS, ret_value, new_value, + ret = rmw_mip(env, csrno, ret_value, new_value, write_mask & env->mideleg & sip_writable_mask); } @@ -1078,7 +1083,7 @@ static RISCVException rmw_hvip(CPURISCVState *env, int csrno, target_ulong *ret_value, target_ulong new_value, target_ulong write_mask) { - int ret = rmw_mip(env, 0, ret_value, new_value, + int ret = rmw_mip(env, csrno, ret_value, new_value, write_mask & hvip_writable_mask); if (ret_value) { @@ -1091,7 +1096,7 @@ static RISCVException rmw_hip(CPURISCVState *env, int csrno, target_ulong *ret_value, target_ulong new_value, target_ulong write_mask) { - int ret = rmw_mip(env, 0, ret_value, new_value, + int ret = rmw_mip(env, csrno, ret_value, new_value, write_mask & hip_writable_mask); if (ret_value) { @@ -1128,15 +1133,27 @@ static RISCVException write_hcounteren(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } -static RISCVException write_hgeie(CPURISCVState *env, int csrno, - target_ulong val) +static RISCVException read_hgeie(CPURISCVState *env, int csrno, + target_ulong *val) { if (val) { - qemu_log_mask(LOG_UNIMP, "No support for a non-zero GEILEN."); + *val = env->hgeie; } return RISCV_EXCP_NONE; } +static RISCVException write_hgeie(CPURISCVState *env, int csrno, + target_ulong val) +{ + /* Only GEILEN:1 bits implemented and BIT0 is never implemented */ + val &= ((((target_ulong)1) << env->geilen) - 1) << 1; + env->hgeie = val; + /* Update mip.SGEIP bit */ + riscv_cpu_update_mip(env_archcpu(env), MIP_SGEIP, + BOOL_TO_MASK(!!(env->hgeie & env->hgeip))); + return RISCV_EXCP_NONE; +} + static RISCVException read_htval(CPURISCVState *env, int csrno, target_ulong *val) { @@ -1164,11 +1181,11 @@ static RISCVException write_htinst(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } -static RISCVException write_hgeip(CPURISCVState *env, int csrno, - target_ulong val) +static RISCVException read_hgeip(CPURISCVState *env, int csrno, + target_ulong *val) { if (val) { - qemu_log_mask(LOG_UNIMP, "No support for a non-zero GEILEN."); + *val = env->hgeip; } return RISCV_EXCP_NONE; } @@ -1595,10 +1612,10 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_HIP] = { "hip", hmode, NULL, NULL, rmw_hip }, [CSR_HIE] = { "hie", hmode, read_hie, write_hie }, [CSR_HCOUNTEREN] = { "hcounteren", hmode, read_hcounteren, write_hcounteren }, - [CSR_HGEIE] = { "hgeie", hmode, read_zero, write_hgeie }, + [CSR_HGEIE] = { "hgeie", hmode, read_hgeie, write_hgeie }, [CSR_HTVAL] = { "htval", hmode, read_htval, write_htval }, [CSR_HTINST] = { "htinst", hmode, read_htinst, write_htinst }, - [CSR_HGEIP] = { "hgeip", hmode, read_zero, write_hgeip }, + [CSR_HGEIP] = { "hgeip", hmode, read_hgeip, NULL }, [CSR_HGATP] = { "hgatp", hmode, read_hgatp, write_hgatp }, [CSR_HTIMEDELTA] = { "htimedelta", hmode, read_htimedelta, write_htimedelta }, [CSR_HTIMEDELTAH] = { "htimedeltah", hmode32, read_htimedeltah, write_htimedeltah }, diff --git a/target/riscv/machine.c b/target/riscv/machine.c index 16a08302da..a669d63e0f 100644 --- a/target/riscv/machine.c +++ b/target/riscv/machine.c @@ -102,8 +102,8 @@ static const VMStateDescription vmstate_vector = { static const VMStateDescription vmstate_hyper = { .name = "cpu/hyper", - .version_id = 1, - .minimum_version_id = 1, + .version_id = 2, + .minimum_version_id = 2, .needed = hyper_needed, .fields = (VMStateField[]) { VMSTATE_UINTTL(env.hstatus, RISCVCPU), @@ -113,6 +113,8 @@ static const VMStateDescription vmstate_hyper = { VMSTATE_UINTTL(env.htval, RISCVCPU), VMSTATE_UINTTL(env.htinst, RISCVCPU), VMSTATE_UINTTL(env.hgatp, RISCVCPU), + VMSTATE_UINTTL(env.hgeie, RISCVCPU), + VMSTATE_UINTTL(env.hgeip, RISCVCPU), VMSTATE_UINT64(env.htimedelta, RISCVCPU), VMSTATE_UINT64(env.vsstatus, RISCVCPU), From patchwork Thu Sep 2 11:25:02 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523636 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=UpPmW7+f; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=y6S1PVpc; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0dvt6Lr8z9sSs for ; Thu, 2 Sep 2021 21:28:10 +1000 (AEST) Received: from localhost ([::1]:45902 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLkt6-0001hU-6A for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:28:08 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47390) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkr7-00010K-7o; Thu, 02 Sep 2021 07:26:05 -0400 Received: from esa3.hgst.iphmx.com ([216.71.153.141]:19803) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkr3-0002pt-UV; Thu, 02 Sep 2021 07:26:05 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581960; x=1662117960; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=gaVCLCT5nu5cczbi0j2zvGrDF8aN6X90pSzZe/7HHqU=; b=UpPmW7+f+EwO3ILz1PU7LSFWboUkYOkqkbstEj1Gb1c1AbjjVZmMtFbF yD7FS+lmRAnJIt3rjn4pOzskjrQ//xgoiqgr7SzmQXMYNVfVf8ZDy88J5 +WGuyGRct3a1hZr+NvAJQH9A1vnK5EW1uZQxoD3SzsvylfQt2wipB5mwp ZVXEzm/N6zWnvWfLSoh0BIhQK9nsNvhPbRaRtoFbybuvirBWTedTN8Z6f tveyoJHQVMUEPHFHsY3CXdWNcN+mC6dqdw8mFElH3X/OHtEBFLPRzBXII tiKud7G1r3UC5MVMD5w4UAmZ7P6vHSY1coD9LeTUlirO4ab3q683XlgBA w==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="183824520" Received: from mail-mw2nam10lp2102.outbound.protection.outlook.com (HELO NAM10-MW2-obe.outbound.protection.outlook.com) ([104.47.55.102]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:25:59 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=TL4o2+hq5K4OgcFLCG4vV0ejk0HU7hW/dN0k2gNybJsS/tvHtkNT9i3Z1z4EgKUFE9DcPQYyNoHaGoIyBVHHx2huywl5VY7y+GbHLltEVFc2bWnBJDQjziMraO/XixS7fmW26BawNT1OM65Ns+IAH8YZWeMYZo8uxV2H3hAkVsqi4dOPo2MIcMeWtbsgtoBlVbB8vtaNL6fwuqDeX4xgw+xsX7J+VMSB1PXi8wUWO1Fm0Rg3yZmV5VtZ8rb8m7T+PIaQhbhoSgfbVNH+Xx8pQmdqWSpRJzSbsxx+IGHOFwWFGIYl+HA/ksK0ixXgcQ4mrqm9T2XI9w7LdSAmwofTmQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=86p4n7wmpBtm9zpGinTL2tsKN7ASdpKmd8V85jQto0Y=; b=YOjdXcrDMBuWEh0yFlcxgiF5NR7WAAoDsW0j6ndPQ0syEqQJeD357VTHtQ124IOxkaIvBvbBeTIXrKsISK0yDvZ7kzdw9yytFdcOZTG5a+bk0mcUW2bBZNhEMbV7YDU+5FcEpLl8t0wvxmRGRUwLM7pk9HeZb38xR/4B0ZUSVcs4KNY1G8kAMCLLhR/QoyfEBNzm8zZTmCxngah7PDMufftCZf87Uu+7DbUEUQIZ6mGhW4K8btRw5whk5+FceDoddeM/IBXReKPn41TePc3rqju6ETfRc3Ze1n+KWQmQCqe50lMJqmddKU1mZ1bhE+AbNkL14hyuO1yOyxDpi+TIhQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=86p4n7wmpBtm9zpGinTL2tsKN7ASdpKmd8V85jQto0Y=; b=y6S1PVpc7Ip2fxsXR8An8VkqcBQuG2Xe2ujNVxPt9qJJSJY9UvUnxcuGovr+TM1Z2ctYoMVYP0q6bDA2gg0iPsnCLyB3HxpruEhr0LN96cqlipxhYdYdeWUHqE5RP9aUHoRNnsysIGTqwMWEnshrn5yQlmCl7eY2pdld3mmdGe8= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO1PR04MB8250.namprd04.prod.outlook.com (2603:10b6:303:161::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:25:59 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:25:59 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 04/22] target/riscv: Improve fidelity of guest external interrupts Date: Thu, 2 Sep 2021 16:55:02 +0530 Message-Id: <20210902112520.475901-5-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:25:56 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: deacd860-3d1f-4501-4749-08d96e047032 X-MS-TrafficTypeDiagnostic: CO1PR04MB8250: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:5516; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 8vCVZkdjKuxmpKy+XfFxJXdif77gBLMWVgDFsuc/M1qB3aK7QqFUaq/lAMuGS0xwSK7brnyHZBsubhYY6zRYjTSwtS/UBTJD4AeX3w9Zw3mSfSvvFkNZ8QyQzTYCB7/VvDd3GvBUiJB7hzc63dQNmRjE0GdxDmyk8r5x1Bm1E9321wBjPVIxERWtvZ2gMHUkS/pJgUuiSQdPPy93bivFQTR59M2dRj4lv7yw61pXRi5Q/fG60mbei1MesB5Sin82i7FE4LzDkSf6SS1cthZKWpc8vpAgJ7UQKlO/uEZkMDfvmoD3hHk/R6uqLTJPnfeIf6aYstJRivh6tn3lSX7L4SQqGgKq7g1QLI/dbleyt8yG3wfwv67CzjxvMjVjnL4IkKWXsizBbvr/7pQIS7vhxXuFKA6PiYSXeGY/3jQj1UFtbGyLua5NVCiraigw8ihkPvzlmroD4zDbZh+EZyasf2lidWgd8TThCXtrxTKgDhCF9h2i0Ws5RSXrD8Wo4SZDTtINVF+79YONMUAa1NUSsM8OydljJim69Z8bymfQf5uvygkv7U508VelrnYSMEt2aazqqPUe4T+HcJea+fASYjHieirsehT2VuKVst9dyoUhOUptJiKxz9eELTf0EvDg6d5HL9DGgtq1d7hbdWzfXvUcKYFYpM+S1QKOJEQzCaDQMFbFMNr8Z9R5nmyHRP1PD3o1aiyAa01iOQ1gJeqGJA== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(55016002)(83380400001)(8886007)(7696005)(52116002)(6666004)(316002)(66476007)(508600001)(66556008)(86362001)(38350700002)(38100700002)(8676002)(186003)(26005)(36756003)(2906002)(956004)(8936002)(1076003)(66946007)(44832011)(5660300002)(54906003)(110136005)(2616005)(4326008); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: ZI3EKCDLlasmzwm2GMQ3af7WSG7D2mh941w/xF1gHHk6mmAGcXPixAJMDnVf1e64ERpJB0VObP66jBblNRt06w2H5cjiYpAYxEMSrbJ5qBn+7ZVLvhbNBsRH0IXKvwjkRBb1PRX36ph+PeT9t6X63FftmM6yiwJhSXBTWrJy9lF+11AVTyVCOsoQEtTwEsqVRnld0shZ67544OSXvjqxWZ+P+LMy6EALxhWtRSl61vR0nAkfvI85arxoL/H0tN4z210G0osbUS5IBrI8j1TRs1SnHlqKWdecFmWQWS5IJweigC5O6cWydDVAzavszOzBGmLyqa/puy6vkGiVddW+d1xmVsr5sj9lTcJxxzxgYOK+as00gvDf4LADJcyoNfSoNZyn7/7n43VnXC6EO74PGnVvWU9mII6vD7RFEGJOxBD+jU8OMgEGlJ3tHLCG6P+OA+Fn7pHRnq6lc2MFnivuR8lo1YBF3rDhjADmPs8YMw9XId2DPqaIDKzVcs+VTfcw40bE7rA9vLi+t9ZI4Mqutx+6f05SUT9bnQZ7Xr7Nup+Ml0tvIWEJ2b5K4wp57jX11UgmUW3hwrnmBCyKsH2APwkQDK7xQAMpHF5XWMiMrJFDGskYdyT2cF7LjKuythhPVAqienhtLwOda539BIDNsXH4i9F3LDYW2V/szWEpGQWcwaU7xU6mmVTPNbtUeSy6G6sveMc8kEQBIMn2fye/h1poTikGaIIOpCf7yzpeHNQ0Smd3bc3nBd2tv1BKpiCqYbJH6euZg+xnV2hzgkXLZcb37aH/YhiCskVAkv/0z1vJCeAQ/xSB+ofrpH0D3SxvafIaObQa8E3llUty32CTjqA4/gr1cRqu+77yKzi4lS6ZKk8m9sJ1dSrRTsSp9hjQJeGtZIF27m0MGVEXu4Em08aEoBkMQuNc58QciyMQxpS7J4pMqMnEseLmRWq7+d/ZbJyrnYkmYgdvgcet8bcY62CHJSnvkxIfTrhmdcZDKuMab3B4I8u+SsVps38yLfk/XZ83kX23D60dXq5aRrwpf70Bf8pm6sGYCdPEwPs0ai1SwfUY1DT7P01ViCo6tMYuqwws/1XmWWlZ+A6GaWThMha1rEhIA9wjktjQSac/OoQkUeXNMOL0BN+LDLy0r/rEpISXdPBTf1Oa1e8gvBgIIfFoC1ZUrhSv3J5f2eBxNz/1xn56QjeXxB58cr3LwNsovLvmimQ9/Wd6VeZYw8GkJ2IOKqTs8ar2T42ZnWleacqv4De9XOxYxfPBJrjFCz7UXeIZaQa86mDHS5m+ja48nBzU7ajz6oXkKq+KQavodt61XJ3A4iUU3CD9FsoRns9b X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: deacd860-3d1f-4501-4749-08d96e047032 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:25:59.4069 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: k5kP1qywXSxVqRt1DSkHZ+C5tHWY/WaVpWBsooAvjQR2PzQpPefxc8NisrlJzTwNeP2GFEm1sQGisEmr7b7p6g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO1PR04MB8250 Received-SPF: pass client-ip=216.71.153.141; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa3.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, RCVD_IN_MSPIKE_H2=-0.001, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The guest external interrupts for external interrupt controller are not delivered to the guest running under hypervisor on time. This results in a guest having sluggish response to serial console input and other I/O events. To improve timely delivery of guest external interrupts, we check and inject interrupt upon every sret instruction. Signed-off-by: Anup Patel --- target/riscv/op_helper.c | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/target/riscv/op_helper.c b/target/riscv/op_helper.c index ee7c24efe7..4c995c239e 100644 --- a/target/riscv/op_helper.c +++ b/target/riscv/op_helper.c @@ -129,6 +129,15 @@ target_ulong helper_sret(CPURISCVState *env, target_ulong cpu_pc_deb) riscv_cpu_set_mode(env, prev_priv); + /* + * QEMU does not promptly deliver guest external interrupts + * to a guest running on a hypervisor which in-turn is running + * on QEMU. We make dummy call to riscv_cpu_update_mip() upon + * every sret instruction so that QEMU pickup guest external + * interrupts sooner. + */ + riscv_cpu_update_mip(env_archcpu(env), 0, 0); + return retpc; } From patchwork Thu Sep 2 11:25:03 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523649 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=aaIzBt5B; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=0QS3memN; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fFz0s6hz9sSs for ; Thu, 2 Sep 2021 21:43:51 +1000 (AEST) Received: from localhost ([::1]:48846 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLl8G-0000S5-SZ for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:43:48 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47408) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrB-00011Z-A8; Thu, 02 Sep 2021 07:26:09 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26462) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkr8-0002qq-L8; Thu, 02 Sep 2021 07:26:08 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581966; x=1662117966; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=shUCg4c5i8MVEajQCQxcaOHA1GKwDvbzvx5dUE4em1o=; b=aaIzBt5B3OHe60k2i9jo5KfJL4GdX3Lrq0Ib2VVKYDt9QUKc9rOOxFR6 j/4NLsLJdpA+VnfhKB41MxkDHlUHGkEV4nZKGlav14uagp2Q/l3tZcjbn oU2qVXgYBhl5Tfi79UUA07yRCTlH970O6X3Nb2HyFDL/qt/E6AmibWD8o dDn2HHDkD3Hnks2fs5ytPB/cYuBrmJSV1IDX83Jk8EyBoY7UNTMXBSwXT wRswwDQqNMFhjM7jQvioXcOGFArmuGTTiAkp8mTIRm7EMy89tdfvC+AQ+ EXMege2DzY5fPc9If5cp9CrFMSPu4ZjT2ww/XfGdq1dBIFgpDP8bIpuBt Q==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644568" Received: from mail-bn8nam12lp2172.outbound.protection.outlook.com (HELO NAM12-BN8-obe.outbound.protection.outlook.com) ([104.47.55.172]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:04 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jmxY7gCYaM9tkBFuH/1k6Si19IOQB2T+NTJEaagulbtcBCjXUQq/KCXgOA52wttfTYhLk7Q7e4UqTv+Kpfr2k98I1OF2XI0aiORTpkyzZb6cwy9s0ASXowyzJ9VlAPzVAJ6sZKVJboTkZ6chJAEUuveV3dGg3xy2veqARo4PFgmHkAddXT523E0vhqyUogdDmpkjSwfbPv9NAD/aYSWeyNV23ISqC5/Az2oavysB6WW74iby+Yy7fRxf7rz6BtU5ZCiDx6s7uaei3Ulij8YN6aZF+8H+x2v59V51QHqyx2EICfBwI3iOG8z0u7jkr2PRZ1Ab2HTge6aBMec4fhnACA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=7OpZ3IBsu9JKyqGBP/xiICgWd4Qwa2r14sZCn5O3Xq0=; b=WM6koI7RMoePAjv1XDdmQOQmVhBDZbROu1qvPL7yCnhQzUV231bGaLv2OoHGxoOWWBHtHov5sSq6jWSzBM0g4dhmFT7ZCS3ppyeiVHnjedWowYb6/F7v4zGWaLniHgH46PohfvjAc9OJs3fPkPIj09COF1ru+W9Q0eZc3NaIl28Shwi+/nEeFfxIVZGPEDpZlRd/SdGlYwvvzlCM0/wXRFlRy3OdMmKAe9fjVDBQTcwEo+1y/LXxh26j+1bxD/sY2UzKUdlci42/kMf5g6f2xiP8HyDtCJmega2RzNOjgaSFachDkECHUaNogob0+ngFxxluF6Z6/aKeMJOw+fL4zQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=7OpZ3IBsu9JKyqGBP/xiICgWd4Qwa2r14sZCn5O3Xq0=; b=0QS3memN6iF+cb1CqxO1O95PiLGtRTti1G7KKfOCULdRsngCuUqxaBlrZPGWekdxnlVngybfAz/GGxHJSyaNDeGv/nalIfPlTHJnlPpAwMCMs2gsrQPRmseO1vu2F4LVi4gBX1yGfbKb+8bnAUwhyyeiiaJlEyZ3hWNJdRPRjBc= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7796.namprd04.prod.outlook.com (2603:10b6:303:13b::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:03 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:03 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 05/22] target/riscv: Allow setting CPU feature from machine/device emulation Date: Thu, 2 Sep 2021 16:55:03 +0530 Message-Id: <20210902112520.475901-6-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:25:59 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: c6f5d16f-c353-4e68-aca2-08d96e047247 X-MS-TrafficTypeDiagnostic: CO6PR04MB7796: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:3631; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: MKsfOG7tDaHHILsB6dODyLLiajeyCtcv33lu9ZmSbMYxo5tU46egd3y41JE8dBCpwe7h3xpfsSIXiVh9d28zDdunuHW+wRZmjEyIWTZE/5vZCj41nut5khkaUIQ8WgBv/3zXrp6KsyncCWnO3CNDgb3RFkc4UCw0V1ra9nQlnubAFqByI6XUbg3sqaGGT5uxKXVxd+NPQIlOzE17vPGdxkMRPowM/XjN6kgy3MwQmcNLJHXbJqKhF6f0N8OiIr8aQToO3lEUUF0zvnE0DYH6dKVY2lcIn14ePprz8BtBYPXxAP0gaTDZPjEHGwua9G7QUNXPbzVyNjuQZ5lvtzScRqacxsyL78+iEEH3htKJNHg1cu3ClM4KQJZuFnaGqBTFdHhUlyu/wwk47B2bXhrVh0NiEpVmqIJEraS/paeYSs2gUn1WPg6gZ8CVO/29q981/F5+bf9iKuGvq0Um3isVBXgkmbwyDiV8Ne4UiC0zkSml1QuoxQsgqYnKXxZXOm/9aogYgd7uG9Rq62RCgasvn4v/dGLy69BCtUgWRYPAo40bM2LxEsdr7e/9ESrf7s4EAkxa+Eac9LwBBfi3YGjb0ovE2tdiWmLGbSgg7MDVTmTBCmRbLuYXWsFQctcGg6DVBs00V9dJJhHIxaeOsEKETlePASwfQng9RPqW3cZQryhDY+qFIE5FousGWUeTXdmjXQnWx9jq77pZ4GRL+SwhSw== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(2616005)(110136005)(55016002)(66946007)(956004)(38350700002)(26005)(36756003)(66556008)(86362001)(54906003)(2906002)(66476007)(44832011)(38100700002)(52116002)(8936002)(8676002)(1076003)(8886007)(186003)(6666004)(508600001)(7696005)(4326008)(83380400001)(5660300002)(316002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: L2qCrIn8okjRl3KQAsa+xDM4CJN9zmY4VowgDfHQFEiWMLzBuPFTSJbOH3z6pxcvwK0ciseMFI1GdDucf0FMsBnQ9nYW+fJb936kA9UMT3vlv6uzlg/jPC/gb3SfSNlS7nF0Bm4LT/lSk2hxVDnmdZCr3DwG9TVKFjTwV1m19Xu+yHfWC/bjSybmQvCkjf+BMqMwEtRWw2I3xuvCu0/Tk5vRx73ceIutnt5NS9JDOq2ftBJ5T2xirRoGsYur0GqQnC0TRRJHJxijNSOm+VUCLUDIMbBJAFtlwjVf4MEm9p8Clyy8Cf+DJcQfnEi/H3Mm0IApx65F7o6r0NvfTKPxkosVWxdYKGpMNaj4tg0Go94TilYK+KdCeSAumRryUMkZ1clFGXY+5VdhxNGNGWn5z+ou1kyYvmvqvQ02pMdOGqNuUhhyvZCkryn972PEio6MSKKnyb4KdM6VdjN/qsFG4G6KO/CP+hdfkNhcoTmg1d4QxyUKnipEP1CaWJcD40Ay+eB2LyTpHFsdr81NmjMfIP8AXZFJHTXjrtE/Dy85BwKTY2lRm7LENO5DoxVW8X2u6f/X1z080/nf7W/biSKrKIhQu9O9IdnMJrPOPgQZjDCqH54ekvM/LWQanxKBC9O2nQlMKw8+sPNpZ1Yl5BnbU/mCNJHTJbB95w9OtsPxjvVgAcmc1YqW2BBykQ9omdk9s8JdNPq9bBdDWYM+m4pSqqFlNnls+iqkjn3vvwb85GTSMQFxCbijEoaeiaBPGlFHtQnyRk0xenyc24S76ezP7mcOMND+QX154EiTNhCCcHiydDnt56Sx9VW3LvZlH1/OAYN41O2qsm+QsAHec+H5Ar5CDN7OKa2yH0xkcNM5XQez/SOUxUgIA0V9F77EujxaZf6TPHZvAB6gzYjdjTOvwxyewLWHZE0Ib4fbOWpeFE5kqRwzFr73Yz59Q16aRnZcYMuyk04EWqApKo/O4ED0bZ9/VP3JdIXUNDNbccwPIFK/HKU2NtCUjhEA77ysFxi/ErYzM1FqwqiV9MGdMpzjJ4JZD7HRHxiPZjby8jPeGNi7WQ3rRqx42IqUwD28+8IEWJCM6dKkEGE+cU7IA54js0Do9vB8ywFPLzLIDZ/JRZQhbnvv8UG8xILtWwjo2ORsuVwrRmcCl1+DAKkOZKI3X/o6xVkQoFA1LumpZigFxBZzJfqm+Z39uu0RqvFCKJF3w7oYR8eXp6O0vHcVsn9be7Dlcp+sX8053mPfJP2J1vNYYGUlJ/ox0ChpEgg4rgPRzd08c/6robDddJnhs3z6VVmzk3iH4aDJuKn8kqfsPEMmQmw6V7vFWCqV6UZGB5F+ X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: c6f5d16f-c353-4e68-aca2-08d96e047247 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:03.0420 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: ecKXAfmXnSRnlbHJ0oAs6bRy3gmmt2+yB3DGDg8iPzWh+fu85AD6sXOJ19ZjbJ6HRtQoAnE+3eYCWITZn6cYWw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7796 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The machine or device emulation should be able to force set certain CPU features because: 1) We can have certain CPU features which are in-general optional but implemented by RISC-V CPUs on machine. 2) We can have devices which require certain CPU feature. For example, AIA IMSIC devices expects AIA CSRs implemented by RISC-V CPUs. Signed-off-by: Anup Patel Reviewed-by: Bin Meng Reviewed-by: Alistair Francis --- target/riscv/cpu.c | 11 +++-------- target/riscv/cpu.h | 5 +++++ 2 files changed, 8 insertions(+), 8 deletions(-) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index 0ade6ad144..9dc9d04923 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -137,11 +137,6 @@ static void set_vext_version(CPURISCVState *env, int vext_ver) env->vext_ver = vext_ver; } -static void set_feature(CPURISCVState *env, int feature) -{ - env->features |= (1ULL << feature); -} - static void set_resetvec(CPURISCVState *env, target_ulong resetvec) { #ifndef CONFIG_USER_ONLY @@ -423,18 +418,18 @@ static void riscv_cpu_realize(DeviceState *dev, Error **errp) } if (cpu->cfg.mmu) { - set_feature(env, RISCV_FEATURE_MMU); + riscv_set_feature(env, RISCV_FEATURE_MMU); } if (cpu->cfg.pmp) { - set_feature(env, RISCV_FEATURE_PMP); + riscv_set_feature(env, RISCV_FEATURE_PMP); /* * Enhanced PMP should only be available * on harts with PMP support */ if (cpu->cfg.epmp) { - set_feature(env, RISCV_FEATURE_EPMP); + riscv_set_feature(env, RISCV_FEATURE_EPMP); } } diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 59b36f758f..6fe1cc67e5 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -323,6 +323,11 @@ static inline bool riscv_feature(CPURISCVState *env, int feature) return env->features & (1ULL << feature); } +static inline void riscv_set_feature(CPURISCVState *env, int feature) +{ + env->features |= (1ULL << feature); +} + #include "cpu_user.h" #include "cpu_bits.h" From patchwork Thu Sep 2 11:25:04 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523656 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=cItEj+iS; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=F+3CWTX5; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fSJ5k0wz9sXk for ; Thu, 2 Sep 2021 21:52:48 +1000 (AEST) Received: from localhost ([::1]:34400 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlGw-0001ZK-IU for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:52:46 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47444) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrE-00013h-9X; Thu, 02 Sep 2021 07:26:13 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26472) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrC-0002r6-5n; Thu, 02 Sep 2021 07:26:12 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581970; x=1662117970; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=5lc5ViH7bF3j/GWZwYV/CYscgXAITEm3wodQUxRpHOo=; b=cItEj+iSZiniPTlKOMaYTTd38KbmCKjLCnUkPIc/2ndlybZYVv6KLYgF hqsHAUHu6Mlq9UJBjOQYj01gKPCPMKzkajRVTIeYXcAC86l64loHjpb7d gng0sw79/KOGVwJzu4mcOA2A7FMm4Wxb+NzBLVLDbmZ5CujFhP0oElm3O f9wl/hq3Qh9tEgxF9gKHHhhju5y/aYA23ob+u+WsKWNV4OjMlloZYgA7x Y52X1OGYDiY7wFP1Aeh/wAawwdgzdtTmdWZwXEyUTzsuO4REHQedErIIr Y/rLmF/MKj+yOnOIZt1R+pCL2pdYGMNXR9jI6lRoSZ3rHFoD999uamIDw A==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644571" Received: from mail-bn8nam12lp2175.outbound.protection.outlook.com (HELO NAM12-BN8-obe.outbound.protection.outlook.com) ([104.47.55.175]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:07 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DgwJXVEgVbqBkZ9RI/HbX3Pir0Hm9GCp2UsXOozM2JsW0BKsFD1PXE0AEPakchZAxO2iKS5tfQs1W+r32T+mxqaNwYHZiJi74qlkT9Q5slnzQfZtmpvu1KiUaW6WS0H0kWsPJKeP8tfJ/d0F4T3g6HMvE5B/CRoFSMRUgZmk/8nfbr1ZJE159rHziQhpv9JsaC9OIVc9NBAghIiKMn3C1xJaMBOLSsowmXh6gWMCjCnLoMdlXR+2cLGxRwt8AHqJPiaB+F6E1LJDJMWrVTNTobTkqaHKy1YnMKKXWr2ua9dTBAoKwJUw7Dn5kVDfOB3wrFI0QQaFznGWKZ8xBGB/Tw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=caUw3x4t8VhG7+fx7+lSFzE1m5GgUvSPcnRl3MxzzM4=; b=aucWkH6s7WJEYPbB/gSlLs9NlBW8KvBeV8W8nGRkm1tFQfUPDPYnJbMwuGrVBFStHoLV2bFko7evtcO/4dBUfZxt9a04OimpNeznMvKBvXT4eL9sjqv2S94Fso5uB8fRn6v+zCzQyfyy/qFPHqe5/Aixl3NfumJyYV4rhwsD5ZYlfjP0PIn2eGR1ZUhjTTVDmiRupPltfuMlqo6A4+71uLhBWXh38y9NSmsw4BUxMgqCeARemMq5J/gQrsPoffRx3kBVk1zeT53dVpg8bEmDFX2j6N35W3IpNZ+SyXNbJUJwNaMrAbBpothUYo8eJKXB8GINXNixgGVRbhox1obBKg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=caUw3x4t8VhG7+fx7+lSFzE1m5GgUvSPcnRl3MxzzM4=; b=F+3CWTX5d56rm9JDLO6Sjp5+qB6xRMrhKWTX2CdbDZIweXzW+tAHVWOkj3b4/39FX6Jn+Voxn4Zl7xdzxxln9POgAU98vFgaKhnFT1jOWOeii9PMXJYdw+eyb2jUTsnV3Cxytk7GlY64aHUBAPDBoZ96uXxQXBZxuixNbQnu6kI= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7796.namprd04.prod.outlook.com (2603:10b6:303:13b::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:06 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:06 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 06/22] target/riscv: Add AIA cpu feature Date: Thu, 2 Sep 2021 16:55:04 +0530 Message-Id: <20210902112520.475901-7-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:03 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 2f49208c-9bff-4536-282f-08d96e047450 X-MS-TrafficTypeDiagnostic: CO6PR04MB7796: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:2582; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Z2oBSMMAqvdFVAXMU8f+rdl3xmX7ja/ktnYeSA19KGD0+IRJt1gpQKV4hncQa7R3SSvwbTuSXsBXwMNrC57oo2DeIUQ7KvQbD3Xt3IYOzjSsRU1DTdecZc2W8wTak2suR8ZHA0LqKUyCs/cmegY4QN5YaUgDtpjKW8YSaiv7dG4ZgNs7sLbIw9/JhEj7/L4S9GERhyhXxSZKFKaHZd8FAlp9mg/6VjmrLTEdS2GpF/rDXlKOloKbUqjWHp9IV816h/K3HeRJ7w5AZwK7T4oNEUFPzffAWHRbSBABCH+QKdVMqfWZgAo280HZs+QoXkz2pNBkBGSbGYAxeFFo0cUXsb7Jj1Zufq8x22TA9MrWKRKcnrVIf+FGEa/CVaGfJRZnvQnBX50pa5+REhO5H+L5VD6UFfeai9TX8U0KWxUTd03IW6190LyoV/caHy/B7Z9yCruXUgIiDjdIZdBJ8rpQJYhfVt7tyeRIchtfIsXLnDSWLmK3CJ879g0WhiIoy3IGoPlTxuWua9UJM1DA+pLpwH5+4UbtOkRc4YMzTSJYs9TX+iwnfIGpvW/4sge5UAQfTtYeeh/CX0zUvENDIkBT/PV6WxcD2Eh+0Mf+JP2kPGRSzVGqAoI7z9YWkPChwFL/IZ4Q6GSQNdiDK/mTcWNIoigSI3tP6fQb7JqpHgmIPNsTW/L6rxbkcWkfxWT6KHZE X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(2616005)(4744005)(110136005)(55016002)(66946007)(956004)(38350700002)(26005)(36756003)(66556008)(86362001)(54906003)(2906002)(66476007)(44832011)(38100700002)(52116002)(8936002)(8676002)(1076003)(8886007)(186003)(508600001)(7696005)(4326008)(83380400001)(5660300002)(316002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 78YjhtN91QTxGbuDkS+QGS0nkXL1+KbIPwgb9HNWdGKPtPB1tRq7iRnyVzfMIDiHrjbcnUtcU5PGELZa2nKaHA3yiefKkt5cW3T33/NgNaKyoitkk+I3OHkKHgnQpmps6buREt8oHPnbODRUIYj06vE5+Z1jilTkoDFTQQ3LJnmoQea/49AHR9CcKSiZYqBSBUsnj1UVdiEo6kxfFbbeCwABx98JeNYlhNQtpzAllU+Bafrit9ACKHu+ig8MNFSH5JHZdhKhpoVd4c5mspZb/0/EYZoQfz8ZsLyVSw9G9CgyHe6D6dFUyXht13uDTuRr+Phseo4qqtpTsOI7REVX1e3JCpk1rJQdYCiCutF/Wuru+h3z2k6qbx6vJ/tpSvOHXEYztmG11hDM3vHjGboco7e7E1kXSUzw1/nOkspl3kS/Bdj/XKGsGY3KCCnnuuwpZnRikw0JmR3mvBa+uNO1vY3AcVIb60LfoauQlAvETXVJNFsflk3303hKmlNUPwdX0P4NGeq6EOAJaatlrxfLrOqYi/Llr34lxAoIVMN4SeC9yA2bm98/x+d2vcjqJQXA+ySwB6EhJ17QwEguWGEmsgw7lHGG+CHVpIBVkrp3CtL/De7l+830PrY0aNyo072P+f6P/z9vRJNhBwbXMH9W5JVqCkLYbG9zc8IT+ZNBRGupP3c1u6nJwhhJt9wSDygdNbyk0iGsIUy0nR3EWU8+dAItBGSTHUtNeu9/KPN1+NX43hOFK77OPcfsSEsBEl3Xz4h1ZUXGNUCph0hVv7SQneSQcoYkvh7SK6jW8yZlxBxz+0xroJr7/e/oV9N1EG6JEuvW3jpScYxpEcWfMCFTTrD+DhLW8Y4qWZ89qvw8ZaAANx5jTtrLaXbzgnIs56L+apZ5PFUIASv247hO07V8oPDOJAnig9raD9QtufSzVP24+X1GeWKVtET7QM0XZMARagV1VPm3YuhPvBt+WDMn9PCt+nAS4OD1ehDDVjd2Zzo9mEuQddmrsTeai81REDkXE56BDl+wp+7crxB7g0V7t74ZJ5Tdh0E4eiQDHy2JHB9hQI8DcWdaQHqKqy0znMjCdiX7M3ysRm+Gqoo0U7pEXLKckGJ+ZdyndGZ4m8yjbLrpajZZRwd6If7e1jqd2eFCOiklCY7HD9301crjX0C8gMI2+0y//ayE9DJhZVYXYM2zw3P7HYjpEmV7XAqaNMc/N1hAB0Ny1/sjW2E8myxum4ohi88WkqAUgZPi9jYfm6eC9iT+rOJsmgUwJu9iiXKEI5RMSKBh8vhu4Ouc4GfGiYC1X/RoyDRk2aX8Hdk1aDDuFx/UW5cPLFV2JzNzCKOM X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 2f49208c-9bff-4536-282f-08d96e047450 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:06.3315 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: uwqUTG06QaEi9XbTvqHy/DY9qyaa7+u+zR/8iDNi3l+YlOSjWIKkQrXP9SsGqmNpLUR1f1s+yG4GwWp5/t0LiQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7796 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" We define a CPU feature for AIA CSR support in RISC-V CPUs which can be set by machine/device emulation. The RISC-V CSR emulation will also check this feature for emulating AIA CSRs. Signed-off-by: Anup Patel Reviewed-by: Bin Meng Reviewed-by: Alistair Francis --- target/riscv/cpu.h | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 6fe1cc67e5..2cde2df7be 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -77,7 +77,8 @@ enum { RISCV_FEATURE_MMU, RISCV_FEATURE_PMP, RISCV_FEATURE_EPMP, - RISCV_FEATURE_MISA + RISCV_FEATURE_MISA, + RISCV_FEATURE_AIA }; #define PRIV_VERSION_1_10_0 0x00011000 From patchwork Thu Sep 2 11:25:05 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523654 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=IyUHscMM; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=n1aVUJte; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fQd0LpMz9sSs for ; Thu, 2 Sep 2021 21:51:21 +1000 (AEST) Received: from localhost ([::1]:58024 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlFW-0006lV-PB for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:51:18 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47474) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrJ-00014l-6s; Thu, 02 Sep 2021 07:26:17 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26481) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrH-0002rW-Bf; Thu, 02 Sep 2021 07:26:16 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581975; x=1662117975; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=FZl1UEpT6i3T+rgvbAK7DzWOG3I/vdiIJgCA/8ZsP/Q=; b=IyUHscMMJacXQSyJQwc3iLLUKk5pIt3JO51ZjdAUYAKDyDno/kuHmiu3 0jKyScKnsJViS0NuunXWJKpvymgIl4nWo4rpNfaI/wHr1EleiBfDzVB+/ vuAoUgr35ui7lBCfjFxVK4SLzaiKlD8R2p5Z+BqzEVD8EtK6y76kI5Dxk XTa+s/1Bvq+54Gn0unqBhGkEI9AOhGbP7RqvqJVhYd4RiRPruH+bvCx+O J321B66aASYnS/kVI+71oSghNuccSDbzUZskXS9TO8khadWMpiXAPayqO GFDxhC8C8JEhRgt40YLv7XK2TPUrYJ1jVymDFW3CUqMF8C+Rge+Sf2AY8 g==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644580" Received: from mail-bn8nam11lp2171.outbound.protection.outlook.com (HELO NAM11-BN8-obe.outbound.protection.outlook.com) ([104.47.58.171]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:11 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=X7SmmrmC6BE4wcN1cQ2fw/LSeMB39i/8S0EybV7hVlOiQ7vN5xNOeEXy2mJ0hXzp/+bUP7pVC/z/7t1W2+v40d+OhH6/epbDM+OZ1ScYfDbsegQJBeRWRbmJjpeYga7o4+s1PM4tJgU09C4Ceg9YHWwHVXcdJm8Q3a8wqMflQRcyod3KLJ5FEbft48m2iRQchoKs2OXWgWm5iMuOcoB9po+9EOYzqy7fmXqjpKCG+MKFstbN/pgQRXmOqwAOmCVvMeodvNKjYGKPUWoBtO8f29glLaPzs9lnhQdMTnWCmfa0RCdygj4DEo3ybrjNwRdDklQb/7cv4kZZx3lTLNyLJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=9bmbeJpIOQf5heS+F91fOw6HLCeSijBMPBBaRphCHP8=; b=d9zat+EyjZ4WOQ8oBgd3uhg8tu8i/qg/zJnI0ihO+ySvzMqFWl3KmDLcdRsffzG+5H/Cz3nZ4UCS5BVPBNTe2U8uzVoXcdXRW/a8iO0Vf8sHQlHLuAZxVpFgg/ZvaM6iv0tWgn6QmWmOexV97fcVqvukIMhtMf4+gfy3CUPjIETcnrh6ColWltLVWyAhRBAaiMD7jjvefNtV4MhVixziYf6dVsLM+FZeZoq4fMu3c4DpXhoL8xBMK3saH8tcwlqJlua1ehw9m8rExPzbgKzJnBqBzwYIYybfXyBc2MQp/mjfAR7aQQnmc+m3y3qRDjEt5FzQ+180g45MXCYHfm5sRQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9bmbeJpIOQf5heS+F91fOw6HLCeSijBMPBBaRphCHP8=; b=n1aVUJtegPl8UdLHFXnMEv3AI7VSJ0IfkhGtiU8Ejpe26D1/pwaCHIsd0cRp5KfvXCdYgtrVIk0wk5GYMRjv/BUffRYcJtiOCD9l5oUq/vTfj18DFWhT6cJsO7y5QZxuMPfXKxNACbKeHpSUH+ULGqRI87RoJnKV62i4ueLJfYY= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:10 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:10 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 07/22] target/riscv: Add defines for AIA CSRs Date: Thu, 2 Sep 2021 16:55:05 +0530 Message-Id: <20210902112520.475901-8-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:06 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 22053c6d-b7b7-4bda-72bf-08d96e0476a4 X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:298; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: LMo1ca5TkyJDCZdwaizhlfSK245OhT5DcSY1XgAKOORd9ps1Tx1TmK+jhFWzOBYub5hQgwPSA5Wgp80VgEJb9qUG3qRxrRO5OFTAVTf7bvU8LrIpFVgmWJ26mJpW0BuOHD2qnpix1IwJm+uapdla9hyCzIuti0/M9+yuJBp1u50qySyU7DEATyVlwAAflJyqGirTJRgw0ipFldjLbnukWtdCRhBLg5VkH/4F3k+fq7h6mXfOTpoXH42TCRZ3IUVa7Opx9Bh2IU24MNH5v1uXiK0pdbnOGx8oVAWk8w4xs1pLMiznrbriwqrr487PfXqvJ9nV0cIWhigQktJ1KRCNa5Z1uQslG0Vfr43CckBsxSSQiDBRMiMbKF+CeTrjEoYpt1bR2zQGWpstMXwCtfSRifCSe6qbwymEheZvRJq6VVpJzoLdWNYlMg6nLYugV5JyC1YkOUXy9Rk1baDB57jcezmMYetl0Oj6X/b0Po6T0987Om+NulSsEuRQGlmv0m3xmJ2cZxpSiEpBrxB+iuodIc3n0RQgHCTCRR7T/49UCVkbmwFMYLEYbmvcufG5afhOwH9Qtt3kUVFOkd6eoiNmbJaLXFDgN2R1JtOSuPiIhjOo2+sKEr1j69Zwp70cWxzUziYqL/RoLeU4zcdcCuB/wh0xK+R+S6j9JmDi/+/14DPU3FSh0uMZIQ3R6CwYLd9kCp0DOfR6xPjOzFvd+xob4g== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(83380400001)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: /EtHuxXby61DXCmls6MAcFtR2NbGhDK/VeW7hYs1YSWTUbs8w0hCYPA/2BafriMOZlrjLWXEdFkOXVX35a+HLqFflApae4aEm6iLG1e7UlHGRpm/LCM6reaYaI1u7UqvbbzvevvRK+Fszdn4HK1Z8NOa02Bu927BqQ+KQZKUG8EvK5YGlnQadEpSi8jNEsgE96GrGE1AgGOvT0CTpRSOi2UV8YsI6UbfxAr2LP67Ma1QTpd4Pn1QMtWEh0khFxU48IL8A3bIaCDyx4b+r1bq9BHGkQmJ8FmaDrSxi+XUaeHPSpxp+bIGUdEx2XPYkLZTFiLKH16LFsb5UiXEUdV899Ub+iL4tJj4VQmca0jkhrNjZbtHmhqL9lCongRlubRiP6nvkddeFVALL/FxIu5jegTA9QU6rBBCcNiRdyt5cSg98P/R8X80ajZcGZBPjo1DO0sFD976OwSg9El6vVDkHtdPQV0dFW/Cl1hw6doiz9eUE+0MFWobIt04U+ZOnTQXzwAk3Pg4bWdJ7X7fVTnRu/X4muMvc75dRTBRU6LfRJPecK72afscZYvBWBSVQlbwgY3VEf7vGqcT13UGNLU+1eaC3atyfedLG+c5A6mfTPqtH9PQ3/TMjRHaH2yOJWKBXEFI+Nh3KASvwEeOXP3IbY+yg6hixdBTtRO+7OeOk/IR68NS9ANjKFrHUF1X8p0XXmKacVZd2ZiYnzeTFtYOpCFEz0aP4yZ//a7xZtanx4A8ATO4mYmHPBSYHqmmnhdTPcNKRRHT4BMtXwi3vLKrwDmkoq1lHZGLJ/UeEvRJdDSRScKmRXHhntBjhlJbv3V2DlY8a273+YKK9lNkGp/KsgCoI7fCZREi3kPqnflIOyFbbne98d/5RC2qX3ZSbAbAA1igwM89sBLm6f7rO6U+e/2DI0aEOro2cAP7qIitI6YyQ3c8PbuhlOWKrhZ8H9a1frrGrB/Cr6GzgEjOJRmaExoZLvgF7NPk9fYj4I+e1rkysgq9I513Kdx3TCeUJmrei1uDJhzZN207LbpuzYvJYxwadLSFlyFzkZx6GsOnFXZweRQYSiWFrYhaoJRxIMcjry7n1lihEY3shtgtP6HYiPfLvjWKO+2xsC0WM9cBDmcHGV78K1UpLH/aWZtOJSA/vEBcS48iSiQWCuDfua7U5gHCzbCCMgFdYkyI1rGWlMcjb9NLAwLc6Px8aGF+BAWa8m7ps9WjiZ6kBlRpJ/6lqom99dByQB9/l0W0F7ZLYaceuzJ+eAqk6lCTurPKCIm5cYebVdiV4LyiKhYziGuh8LQnvQ2i+YRj6/RsbEWPxI/dDLSLcd/Fa8i7jk8c1nBh X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 22053c6d-b7b7-4bda-72bf-08d96e0476a4 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:10.0293 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Bzjnew/iUrAsxum2Oj1tGY7igly1SJJtWqDGiE5Fg0/6Xfcsvkmkk1WWdDYioWex9yIu8EtVrs9G8ApglWEDVA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The RISC-V AIA specification extends RISC-V local interrupts and introduces new CSRs. This patch adds defines for the new AIA CSRs. Signed-off-by: Anup Patel --- target/riscv/cpu_bits.h | 128 ++++++++++++++++++++++++++++++++++++++++ 1 file changed, 128 insertions(+) diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h index a1958dbd6a..c31c1dde27 100644 --- a/target/riscv/cpu_bits.h +++ b/target/riscv/cpu_bits.h @@ -160,6 +160,31 @@ #define CSR_MTVAL 0x343 #define CSR_MIP 0x344 +/* Machine-Level Window to Indirectly Accessed Registers (AIA) */ +#define CSR_MISELECT 0x350 +#define CSR_MIREG 0x351 + +/* Machine-Level Interrupts (AIA) */ +#define CSR_MTOPI 0xfb0 + +/* Machine-Level IMSIC Interface (AIA) */ +#define CSR_MSETEIPNUM 0x358 +#define CSR_MCLREIPNUM 0x359 +#define CSR_MSETEIENUM 0x35a +#define CSR_MCLREIENUM 0x35b +#define CSR_MTOPEI 0x35d + +/* Virtual Interrupts for Supervisor Level (AIA) */ +#define CSR_MVIEN 0x308 +#define CSR_MVIP 0x309 + +/* Machine-Level High-Half CSRs (AIA) */ +#define CSR_MIDELEGH 0x313 +#define CSR_MIEH 0x314 +#define CSR_MVIENH 0x318 +#define CSR_MVIPH 0x319 +#define CSR_MIPH 0x354 + /* Supervisor Trap Setup */ #define CSR_SSTATUS 0x100 #define CSR_SEDELEG 0x102 @@ -179,6 +204,24 @@ #define CSR_SPTBR 0x180 #define CSR_SATP 0x180 +/* Supervisor-Level Window to Indirectly Accessed Registers (AIA) */ +#define CSR_SISELECT 0x150 +#define CSR_SIREG 0x151 + +/* Supervisor-Level Interrupts (AIA) */ +#define CSR_STOPI 0xdb0 + +/* Supervisor-Level IMSIC Interface (AIA) */ +#define CSR_SSETEIPNUM 0x158 +#define CSR_SCLREIPNUM 0x159 +#define CSR_SSETEIENUM 0x15a +#define CSR_SCLREIENUM 0x15b +#define CSR_STOPEI 0x15d + +/* Supervisor-Level High-Half CSRs (AIA) */ +#define CSR_SIEH 0x114 +#define CSR_SIPH 0x154 + /* Hpervisor CSRs */ #define CSR_HSTATUS 0x600 #define CSR_HEDELEG 0x602 @@ -209,6 +252,35 @@ #define CSR_MTINST 0x34a #define CSR_MTVAL2 0x34b +/* Virtual Interrupts and Interrupt Priorities (H-extension with AIA) */ +#define CSR_HVIEN 0x608 +#define CSR_HVICTL 0x609 +#define CSR_HVIPRIO1 0x646 +#define CSR_HVIPRIO2 0x647 + +/* VS-Level Window to Indirectly Accessed Registers (H-extension with AIA) */ +#define CSR_VSISELECT 0x250 +#define CSR_VSIREG 0x251 + +/* VS-Level Interrupts (H-extension with AIA) */ +#define CSR_VSTOPI 0xeb0 + +/* VS-Level IMSIC Interface (H-extension with AIA) */ +#define CSR_VSSETEIPNUM 0x258 +#define CSR_VSCLREIPNUM 0x259 +#define CSR_VSSETEIENUM 0x25a +#define CSR_VSCLREIENUM 0x25b +#define CSR_VSTOPEI 0x25d + +/* Hypervisor and VS-Level High-Half CSRs (H-extension with AIA) */ +#define CSR_HIDELEGH 0x613 +#define CSR_HVIENH 0x618 +#define CSR_HVIPH 0x655 +#define CSR_HVIPRIO1H 0x656 +#define CSR_HVIPRIO2H 0x657 +#define CSR_VSIEH 0x214 +#define CSR_VSIPH 0x254 + /* Enhanced Physical Memory Protection (ePMP) */ #define CSR_MSECCFG 0x390 #define CSR_MSECCFGH 0x391 @@ -535,4 +607,60 @@ typedef enum RISCVException { #define MIE_UTIE (1 << IRQ_U_TIMER) #define MIE_SSIE (1 << IRQ_S_SOFT) #define MIE_USIE (1 << IRQ_U_SOFT) + +/* MISELECT, SISELECT, and VSISELECT bits (AIA) */ +#define ISELECT_IPRIO0 0x30 +#define ISELECT_IPRIO15 0x3f +#define ISELECT_IMSIC_EIDELIVERY 0x70 +#define ISELECT_IMSIC_EITHRESHOLD 0x72 +#define ISELECT_IMSIC_EIP0 0x80 +#define ISELECT_IMSIC_EIP63 0xbf +#define ISELECT_IMSIC_EIE0 0xc0 +#define ISELECT_IMSIC_EIE63 0xff +#define ISELECT_IMSIC_FIRST ISELECT_IMSIC_EIDELIVERY +#define ISELECT_IMSIC_LAST ISELECT_IMSIC_EIE63 +#define ISELECT_MASK 0x1ff + +/* Dummy [M|S|VS]ISELECT value for emulating [M|S|VS]TOPEI CSRs */ +#define ISELECT_IMSIC_TOPEI (ISELECT_MASK + 1) + +/* IMSIC bits (AIA) */ +#define IMSIC_TOPEI_IID_SHIFT 16 +#define IMSIC_TOPEI_IID_MASK 0x7ff +#define IMSIC_TOPEI_IPRIO_MASK 0x7ff +#define IMSIC_EIPx_BITS 32 +#define IMSIC_EIEx_BITS 32 + +/* MTOPI and STOPI bits (AIA) */ +#define TOPI_IID_SHIFT 16 +#define TOPI_IID_MASK 0xfff +#define TOPI_IPRIO_MASK 0xff + +/* Interrupt priority bits (AIA) */ +#define IPRIO_IRQ_BITS 8 +#define IPRIO_MMAXIPRIO 255 +#define IPRIO_DEFAULT_MMAXIPRIO 15 +#define IPRIO_DEFAULT_VS (IPRIO_DEFAULT_MMAXIPRIO - 4) +#define IPRIO_DEFAULT_SGEXT (IPRIO_DEFAULT_MMAXIPRIO - 5) +#define IPRIO_DEFAULT_S (IPRIO_DEFAULT_MMAXIPRIO - 6) +#define IPRIO_DEFAULT_M (IPRIO_DEFAULT_MMAXIPRIO - 7) +#define IPRIO_DEFAULT_U(_i) (((_i) >> 4) & 0x3) +#define IPRIO_DEFAULT_L(_i) ((_i) & 0xf) +#define IPRIO_DEFAULT_16_23(_i) \ + (IPRIO_DEFAULT_MMAXIPRIO - (IPRIO_DEFAULT_L(_i) >> 1)) +#define IPRIO_DEFAULT_24_31(_i) \ + (IPRIO_DEFAULT_MMAXIPRIO - (4 + (IPRIO_DEFAULT_L(_i) >> 1))) +#define IPRIO_DEFAULT_32_47(_i) \ + (IPRIO_DEFAULT_MMAXIPRIO - (IPRIO_DEFAULT_L(_i) >> 2)) +#define IPRIO_DEFAULT_48_63(_i) \ + (IPRIO_DEFAULT_MMAXIPRIO - (8 + (IPRIO_DEFAULT_L(_i) >> 2))) + +/* HVICTL bits (AIA) */ +#define HVICTL_VTI 0x40000000 +#define HVICTL_IID 0x0fff0000 +#define HVICTL_IPRIOM 0x00000100 +#define HVICTL_IPRIO 0x000000ff +#define HVICTL_VALID_MASK \ + (HVICTL_VTI | HVICTL_IID | HVICTL_IPRIOM | HVICTL_IPRIO) + #endif From patchwork Thu Sep 2 11:25:06 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523641 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=KT9KN6Cs; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=O2cQiY75; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0f0F72Ldz9sSs for ; Thu, 2 Sep 2021 21:31:57 +1000 (AEST) Received: from localhost ([::1]:54750 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLkwl-0000b3-KD for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:31:55 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47500) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrL-00015H-5B; Thu, 02 Sep 2021 07:26:19 -0400 Received: from esa5.hgst.iphmx.com ([216.71.153.144]:39860) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrI-0002sH-CD; Thu, 02 Sep 2021 07:26:18 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581976; x=1662117976; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=UkxCuGUhsMhhbBJJgukw7DDSCE+VpActSfaDRb2M8Ew=; b=KT9KN6CsVSV/yNnj8eRsxC3TQlPzNGUQUS8iQGjFq4Iclss1gJe3HHbl aJL9FUzRPaeoN0TDbWFFR5TVs1ltEl+2niMdr1yaJU0Jg0KvJ8p16Mjue 9yON70fGq4RSzgWSZaD2bfE1tFS4eIXZiWb+N48ooWbTshGFS5UbCJlbz z3t1NZVnuKzAY0HzFB3QPQRV2dnZSGFWXZyLEwVFwkB90dkNjSAiVEhEX rO2svkK+o8vhtREHJpCwwdhm92GyHiEIbmQv8vUjToxpUNwWX8KP+mEFm zouEc+W0w3jY3RqkcjNwMINuX8lwHXxL9e+tnSvx73OSwRrUrV5AxoxZ+ Q==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="179039146" Received: from mail-co1nam11lp2177.outbound.protection.outlook.com (HELO NAM11-CO1-obe.outbound.protection.outlook.com) ([104.47.56.177]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:14 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Hwql7lrz1Lzl+p9mNcIQ/bpC+nJizm9bsEMTkGxexIvpuWsfagcPWVt0DOtBn5Bge7bsD50de+/XjDIK0Qlh9HJgpeLDW2do1MLfEdQe75JDsAT0KWAQ71IkJdMagpbdeun3JI2hFN+lNjiiZ8HCXLfN7TC9GSv4GmtyFMkXkAzko/qzUcDwUPozMZhqg7DgeXHM4VvbjzcgEYsspXmqzOP6EhPtG1SixYOkkt6ndvBDFEuDHKTyMAFUuQijKhs4wW/9xMw7Xt1NYAUALvp3qAAR3+iIESMIgzNTJKU8VHI8C3i1TdCl89tN5BH+10JLSO1aGNn9H0YtUjyUT5azew== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1TQIguzy30T339/hVi9tBCjiJcpk19MNE6RBZmgkbfY=; b=l0MD3WS8VcWGJBGinMdsf1nSqDVXkaPhxaBWJCcbR5L61WHiug0dt9hfDkoJrEq7Q8bHsmgnG37DjylDAxA1VqN46YgC/oGpjbFw8al0sHnwPi8HXvm/N+wygaJzA0ZBlLIqY4q1b7QS863Xe/9oRsJ3R+75JJQvQfQCB/lIvPJ8ObnkwvoBpxq9Ey0ssWB6nJawykNIt/kvOliFFvL5BO5vnfInvSw7eMhrcvWllwFgD7Sxx0dIzwduFnxUhoKDY93hoFLn55uiHHRWKHzQJtDU9gQmb33huTIhWs5Lf0VR6DtZ1l5DOHvf7k12u3LaQW445jBVj2b/rY+gxtwJfg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1TQIguzy30T339/hVi9tBCjiJcpk19MNE6RBZmgkbfY=; b=O2cQiY7540nzrf3FL0w4YIsod3+zgdpwtvAvTww0JCMKQu1ejhdEVAkgGSlfEiNL7+xfZxdTgwTqyN8L0RTqXsrHHEF2x1DrrvZJ3mI3mZO5nyWhSC2bHyK/xmR3q5mUiEp+OS/Psm4pfnznYej3r9L6QDVbh0mU1Qrg+RoIRkA= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB8361.namprd04.prod.outlook.com (2603:10b6:303:140::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4457.23; Thu, 2 Sep 2021 11:26:13 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:13 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 08/22] target/riscv: Allow AIA device emulation to set ireg rmw callback Date: Thu, 2 Sep 2021 16:55:06 +0530 Message-Id: <20210902112520.475901-9-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:10 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 0464715a-1bea-408f-0cfb-08d96e04787f X-MS-TrafficTypeDiagnostic: CO6PR04MB8361: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:3826; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: neO2Hcvsf1Dt884fbn3Ccl2UgJOwyovfIop+2WgNUjo1Ki4JIH8yhjks2wrIRqom8JRxILT/VJRJhDA0afTJT03GcJGp6Jveq2CBGWRwlMarVlARvXSQ09e4w6fs1qn6VJGY+HoINWZTG3WMpm+GxIV8qHX1xubYpHYTrL61/i8cOvprB31/j+uORg5oQ8JOfCPCm9dHM2rhlIVW9KGJsTsXVmQoFnP27Yc4P6z+IREqv5cuF4x3bwI/6aVNcX4Kr9GNyFqJ8WXB2GI6iMbKuTBFNmmY9U5FgzO7mgPpR0rdg4Pn1deXz//YxWAQJ/PBpwLa/ykmxiWng7etmQc/gDlEdXMujWintQ1rphW9BK9UMGLC4WQRyv69fNlh0pfPl9daxhs2amm9i9xZcuEG2ZC0RHtHQKNmWli7clN6/xae+XtFjLrPm6XGP+/HPJowV4sKo8dVZDpo907YxdKoGftW6kinNUQKll+7KeszaqzFxNmGaoBsiVuWmGngKh7fQuP4S1Ywlb05QR59q8qVzGU6tjCzBFri+KAlWYWfm+PgAJ7yCBmodrzAGYvfQyhd1OoLg83fNzFS4Sotu8psrmtsM4Q2M58agjzGCYsj9FBmLtaT4rLjktdI8B6iDxddyHRr6Xvk+nYVTWA1hBHbm6TDqhygQ0nN/Y2hhss+cVlu5aPdfkJe6O6Eoa7H8BDtQh9UPWFPgwA9TdH2q97gtA== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(376002)(39860400002)(396003)(136003)(366004)(346002)(55016002)(186003)(1076003)(7696005)(86362001)(6666004)(52116002)(8886007)(36756003)(956004)(2616005)(83380400001)(110136005)(316002)(66946007)(66476007)(66556008)(26005)(54906003)(478600001)(2906002)(5660300002)(8676002)(38100700002)(38350700002)(44832011)(8936002)(4326008); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: EMDvgJKPGfstLUFBhWqpE7mLhizfNn4vFAkgKKp/NNw1na5CEGQJG2ew80PPU+FDcHOSMUXq9FDk1vfotU0WHJajOkA9zStisUazXIHq8GIVDWL3obIhLYKLJstYBd2MQekUaKWxdBkrGAMP/y0D0FZ6OD26M+MpE46XYg+JsO+zj1SbdK2s8cMSgwkg6gPZ4yfmfJDKVL78G5fLQlPd4aS72wtIQEapEZ4J1lHdgw4pYrpACF36/82MPmj5RWthcjRX74s4lXe3eKMNIz0XSuc0DPoV7g77ZoaiWHpK4QN4Gv4JesuWl1d3zFPx0RS5Da+OZcmVwM0uAWFZqCwXsYQv0uUcuX+8gGAhH95xIeSny+r8gndVwdg/hsaQEDhGcw/s7lY/+G0Zp6jQ659gmrSctcg0jGNn+wHS6HuyVHESSY1FKtu++n8+fEXhC15ccIe64Cmarl/rTTjUXIjVAluGVyOlpeX/nEhTNO/bIP++BHF7X1gRPuA2aEDkbhRFytxruzaUosctRhGdoS1Khzxy4p0osAXk3EMMtkfDX5tqSDug5C+9Y4gAPDXYg2zUuSszSOL+urJB/X6Rbz1TnuBLfnlWOOowXrasg2vZ5EuwMjN0K9L5mIxftSkn6PP3ZvVti4IsqaMfHt/H9GEICauJsNVNFK8fs4qKTlQFFvzFTMUJQyGE7JJH2+Ux/i+MUNXdfn+2P2LYukheJvoEKwIvXU8a5FDVAeGJYSGCUmVcAdd3O3cqKYvg2OnIaf41sOBqwmaIBxicQ7SPUtjRV1/mnk/3RPOGwoEpK1lT42X0nOOTZDuwDMEUl1gIfVeIviErP7jUTjwZ31K33xdqslVj7qxhFsY67h1AMCWQoE/FIn+sAS644zXRFhd0oj0s3LZ7SO3dkLJefQmV8aoH1xxlnOxQYIjW8tTpVF005i1dzB9QmKaY0issv9eIUp+0v76ED7gqtpxtcr2T/0/P2+iZKKHLRTtiNJoizVIfg6apMjmXGf/mheIE/ulygBBKNwvvwepVU0tODiyuyS+TT3aM2ZmapEPJSq8s7BvchuP7MegmUqkRtw5EcjJHf7tU6/AIMkaGvReOLU2BSRG+pFxDi8XcQMiDMPGSCO/oiR5qaB7ya40QnN6PslswgpBHFOM/aQnFEvRm7bVaQf7tdNbGTvKySoO4td0chAC4wCcd3AbR3qN27Hsk8+JRokmP5M6YWcP8iPXoRuRUZolprnLo4Eeb86mIbVcpjhlsf4fIMwNjlAJnOxO8zyZP+q5KYhr6krEKt6DGB9fxiwJDIcq/zG6dmzgiQ56uTSUnNbAEzv8jMiUVujx5XGCpDcca X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0464715a-1bea-408f-0cfb-08d96e04787f X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:13.3030 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: V5Gcgmfcr05moRjEW6x/xVvvtkmR2kP8Y04VC4MeJphCuJeVFJaZrwGzVgnXNICElRfHWX9tsb1Xm5KkQgD0Zw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB8361 Received-SPF: pass client-ip=216.71.153.144; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa5.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The AIA device emulation (such as AIA IMSIC) should be able to set (or provide) AIA ireg read-modify-write callback for each privilege level of a RISC-V HART. Signed-off-by: Anup Patel --- target/riscv/cpu.h | 19 +++++++++++++++++++ target/riscv/cpu_helper.c | 14 ++++++++++++++ 2 files changed, 33 insertions(+) diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 2cde2df7be..c5cdd26de4 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -239,6 +239,18 @@ struct CPURISCVState { uint64_t (*rdtime_fn)(uint32_t); uint32_t rdtime_fn_arg; + /* machine specific AIA ireg read-modify-write callback */ +#define AIA_MAKE_IREG(__isel, __priv, __virt, __vgein) \ + ((((__vgein) & 0x3f) << 24) | (((__virt) & 0x1) << 20) | \ + (((__priv) & 0x3) << 16) | (__isel & 0xffff)) +#define AIA_IREG_ISEL(__ireg) ((__ireg) & 0xffff) +#define AIA_IREG_PRIV(__ireg) (((__ireg) >> 16) & 0x3) +#define AIA_IREG_VIRT(__ireg) (((__ireg) >> 20) & 0x1) +#define AIA_IREG_VGEIN(__ireg) (((__ireg) >> 24) & 0x3f) + int (*aia_ireg_rmw_fn[4])(void *arg, target_ulong reg, + target_ulong *val, target_ulong new_val, target_ulong write_mask); + void *aia_ireg_rmw_fn_arg[4]; + /* True if in debugger mode. */ bool debugger; #endif @@ -379,6 +391,13 @@ uint32_t riscv_cpu_update_mip(RISCVCPU *cpu, uint32_t mask, uint32_t value); #define BOOL_TO_MASK(x) (-!!(x)) /* helper for riscv_cpu_update_mip value */ void riscv_cpu_set_rdtime_fn(CPURISCVState *env, uint64_t (*fn)(uint32_t), uint32_t arg); +void riscv_cpu_set_aia_ireg_rmw_fn(CPURISCVState *env, uint32_t priv, + int (*rmw_fn)(void *arg, + target_ulong reg, + target_ulong *val, + target_ulong new_val, + target_ulong write_mask), + void *rmw_fn_arg); #endif void riscv_cpu_set_mode(CPURISCVState *env, target_ulong newpriv); diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c index ee316db594..fcc8bbd1b3 100644 --- a/target/riscv/cpu_helper.c +++ b/target/riscv/cpu_helper.c @@ -288,6 +288,20 @@ void riscv_cpu_set_rdtime_fn(CPURISCVState *env, uint64_t (*fn)(uint32_t), env->rdtime_fn_arg = arg; } +void riscv_cpu_set_aia_ireg_rmw_fn(CPURISCVState *env, uint32_t priv, + int (*rmw_fn)(void *arg, + target_ulong reg, + target_ulong *val, + target_ulong new_val, + target_ulong write_mask), + void *rmw_fn_arg) +{ + if (priv <= PRV_M) { + env->aia_ireg_rmw_fn[priv] = rmw_fn; + env->aia_ireg_rmw_fn_arg[priv] = rmw_fn_arg; + } +} + void riscv_cpu_set_mode(CPURISCVState *env, target_ulong newpriv) { if (newpriv > PRV_M) { From patchwork Thu Sep 2 11:25:08 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523642 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=fxHlGCTZ; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=hW905TZR; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0f0c2KBxz9t0J for ; Thu, 2 Sep 2021 21:32:16 +1000 (AEST) Received: from localhost ([::1]:55264 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLkx4-00010C-2T for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:32:14 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47550) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrT-00016z-Ly; Thu, 02 Sep 2021 07:26:28 -0400 Received: from esa6.hgst.iphmx.com ([216.71.154.45]:32972) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrP-0002sp-Bu; Thu, 02 Sep 2021 07:26:27 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581984; x=1662117984; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=Shez89BQXqRFKV8VdtREu5nqutfelMIlWXx64rkYxJA=; b=fxHlGCTZ5zx0MauXHtNRQL49DRX3aIG73z6DnwqwJeGH/gKhgniYnt7A Uyyj+g0Pk8ZylGyEIkNdHbIMeL0ChyQQUGylIWuMguhj/UFxAcoUrF+OC DqfC5/fC4qselBUrYsbJBcNCJSXMxi1hmj2xEU3G0kyyH84sq3Y5Y+nKG Kt2zaP3QPWPJk4xKKX8iXRMFnfqrOSrXBBV/gMwlX9HAr/HdQ2I5dgRRS oNIbtLMJLFEzGecggdsGuTL5my1NIel03Q2jlyQ4WqcLwSwrtiEMc4hM4 1z07HAGobWov2JsqfCj8PZisKdKQeiXpTP4OJpvroKXhpk/m5eaV2SikK g==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="179581929" Received: from mail-mw2nam10lp2100.outbound.protection.outlook.com (HELO NAM10-MW2-obe.outbound.protection.outlook.com) ([104.47.55.100]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:22 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=QHinyoOAWXuHHcBLDOoBGng8U8cnAslJT4ODY2on2jIpCFzOe5FC4B2blsrHlRAKVqD5WecWCzViFrfHGky5Z+k0BJ8yFgww9lwMQpNGasJJu4mwZxttFllA+CFKYnKIAbAlaSVMX612IJJxnmwmQatA+lADmvyrkmHrmFwDUuYhKLhKlHdWe+9wCEowSeOrn5OgBqSB+fwEep3UJ6JFkWx5Lbe3038QrNIWJiFSG5DuXhcmT/k1VV6LaYnkR4Rev5ujo4drOL3PcJepoe4EcftcYRt0Bly6j83dJLD8yZxDtDvCEWA0JdpSPwVf6RnwEbbuJx6Vbls8HOEgRO2lxw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=3dVagXezb9lmM1xNpyBgCHcH/v8TQ4WJ2ilDzWRWfgU=; b=ExGtAa6wjlJ0phOOmbAYK0LzANsUglJtDJPOG28sHzf4TW/V4pFLiwTEcnfp1OYYA25p/2KhFMjovWxcCWq/8iyVlBiEm32nPfW/L1VTCSt5yFVxbAaWuvNotCkQnr85j3G4xz+OdDXgzspUOU8YtDGDvjyxTzmcsARNolzX3j4TFtmiKX4eGSUXXdwksdR33YgDJUEaIBmmUvCHdWRrk2Nnckiq84KTFmrDlo0lTCys1yDqvqzPZ3jIJeNMOsWNufGubyqimKLa3xfQW0S+PAgGfflnZP7dElhsgQtdFvE4w2zLD2imMPe/bbR7ebIKHuTZx7JmU7j77QRRH9C4vw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3dVagXezb9lmM1xNpyBgCHcH/v8TQ4WJ2ilDzWRWfgU=; b=hW905TZRVPBkXyFEMLLcKEqe9L3Uo5Q8zBoFEAmsZFOrQQLxrN3anDI3YjW8kF8g3VzUWk6mupl2dc6yUwDedQvw4WmDbNnZPfPEGUXJWYRLzaafiiYPwhb2rQ5oZnZpIVXoF7Y5MAGcFAd8+ljtacbip7LKktQIVKXsJHJ4oYk= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:20 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:20 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 10/22] target/riscv: Implement AIA CSRs for 64 local interrupts on RV32 Date: Thu, 2 Sep 2021 16:55:08 +0530 Message-Id: <20210902112520.475901-11-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:17 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3eb89613-ee17-444a-9f20-08d96e047cdf X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:1468; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: S8Vhm+WdAJwFsglu1NHe/WoOCJmZ6JI16csDBukZKF/6iqrseulj4QFfxQOhNKj190MLcphN14pl+9OckcOHVc7SVsMbHYJmnYR6Ct6wagE5TCx61KARgUeGQBBWkqJBFSGo2pKqxGdYIcZClf8+yATewhGwu/enkwkjtOH78ytOX08biPCQt+L220r7PT9aODYFZmXwwn50WYquQ+V2c+gc53WsN6VfDzDaJPGijz3j/RpaAgPW0ZOgA+Vxi1X7J73WDtDlICMonFjqQEdoL8LR/dNmx6UIVbSJkkGOnks41l+/TI0m8+XDzHmSsCwjbqZJnIq6HorwGJZGAt91DTa0Fe3i76AopjiIKKbO3gV85Gz7KoYAXlqF+W5utWevJwxJ028AKfLW12DDi6ilTiaMycSVDloBPXltVpwkRgvwID15gAK2fvkK5JJgUVmy2qqyBN876HJlA7Qt+ALq++g16tBvko1UsLC1TBo1BGiorfcaQVPf+7IqVu5YbOTmgt4N2qbzQXhb+Ze1e52fyVL/esS44uCmBjROGEHnrYVoTl1flc/iCrQw6ZngZW33pAX/jGXtrgE78HHJxK19qsN8L07Kbi3cl0OTVZKaFvLNW02hXwCP171GfBM+eLIgul9Dr6vOajzh9L93CPH0XUzWmLLWkgvjsNZMNO4gDuO3UTC+NMMuul2mhb/b3fmj20hXZVcAIoR3ByTAXS1TVw== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(83380400001)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(6666004)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(30864003)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: Gqev8BKnIt2n4fudqmPGoFxSBkAIGOgxmX5CaNhgNt6PfWnrLTjSfH2mlqVobdlL66vTQ7u8LLsubRQRlh/uudSB+VvvCsJbphe/aty2SrDqum1yp1zIRU7cQIqhKJd0qIKeLOBi338OwqQWFRz/VnYYRuK64zhv94pH5/gf90uPuhHyp7z/xsHwJfal/Cys/YGet1g388jSRr5YvnpMbsi4UZPvkiG7dGa10orxdCToOxX8GTyd29AShB0ddDYoO6hbX1GN1vSbP2sCvaz3lwEFF5wr5ck9dg0bpU8QZDnA0VsOYdvdC354qdbfoBqrbUPQ1dZbFRoG1VgZaWjdj+liw5ZhWtRd5hHW5H3aoFV32rfIZ5Ddjni8IU8muRvRg6sAy+ym+ZqFFthOX20YirrGICcORd6S4XM1S1+TV1A/DmX0VC72fvVzQUeH628pr6tOpPJPS+Z1ZBOkycNPkC2+Tq9PGUo6MZkzWWnOr0J/aUUZUcRo636wnRO800rGUMFoDEe36RCcbJc2fodmPYV68PPzuRLsbRtrNqzXs/7rVTLA+3AEHNxW5jGwqVXl6mxypGqHBxrOAejXxHchTzS1eyd0xatLH57XA3ZOxPi7KDNs9hOPHvx0BeGYiP7W2au7utlNW0mcXIif6Dqc3TZqCV2XLKQXSmQet29FI61lNKUZm0MNIv8AUyPvlxTOwP6fdp/falF1nXWTCsjVhJUw93ra9UAdIvo47tGMnTQ1P5kzorGDkB0EAXBQFCi0k9oVahjEVjMzlEioQu3qZXpNUn/8c9GfvKJQ2czE7W0gptVFak1fi1klYCE8Qwit5LFWFtz0EcIcU/cc9ROyqHoyZIhvNDD8gZWPmnV0Khdj0cwTJeAOLY7qoNGS7qD/TGxMLBgxMr3hRvyA2XEkaC8/+SH5eoGY2RQA8ibYShxHV9xFegidgXBnzCXBK4Zgi2+lM8SwFwUdOQlsoDXKWWO6Ci/Bk2yciBTzhYmBG5FJFV4QlVsgKwoP2SCQ0L2m9nYqoNl+mMEoWYO1MwkgG4ImAWMz7OkMSLVxZzvY3RI36+/S1tKeDwFdzisYGv/uEf9upkyHXQ7cnKvVzwqgb50RRbASMGslyDD+X0iPquWFLuEogkVAx7pjzh7BDVcBZmQwN93BfnuYg1dM/FOH1FdniqO5tGghaeCv4JBfbgMoUI+u7INlrbKBMOiQzrLmF3GCiy+Ab+DibfID6lUpltK+zKgdEucUpLvxxySu6ReQrVTHqnR35h642oNX7pYP+VxhFR97FkASl281Ni3gjKRKY8I08fl/W92FgSYqVyEK792WrRpw0jPlKUTHoe30 X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3eb89613-ee17-444a-9f20-08d96e047cdf X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:20.5253 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 4qkSYLchlbv/aJIjxReEhxz3Hii6+p/v9axH9GpaB3aEi5Qs7b7ygG277CuP9/VSuXSlTCclNLeMDlT0j2Kqsw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=216.71.154.45; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa6.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The AIA specification adds new CSRs for RV32 so that RISC-V hart can support 64 local interrupts on both RV32 and RV64. Signed-off-by: Anup Patel --- target/riscv/cpu.c | 8 +- target/riscv/cpu.h | 14 +- target/riscv/cpu_helper.c | 10 +- target/riscv/csr.c | 560 +++++++++++++++++++++++++++++++------- target/riscv/machine.c | 10 +- 5 files changed, 478 insertions(+), 124 deletions(-) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index 39af5402e9..e0f4ae4224 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -261,11 +261,11 @@ static void riscv_cpu_dump_state(CPUState *cs, FILE *f, int flags) qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "vsstatus ", (target_ulong)env->vsstatus); } - qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mip ", env->mip); - qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mie ", env->mie); - qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mideleg ", env->mideleg); + qemu_fprintf(f, " %s %016" PRIx64 "\n", "mip ", env->mip); + qemu_fprintf(f, " %s %016" PRIx64 "\n", "mie ", env->mie); + qemu_fprintf(f, " %s %016" PRIx64 "\n", "mideleg ", env->mideleg); if (riscv_has_ext(env, RVH)) { - qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "hideleg ", env->hideleg); + qemu_fprintf(f, " %s %016" PRIx64 "\n", "hideleg ", env->hideleg); } qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "medeleg ", env->medeleg); if (riscv_has_ext(env, RVH)) { diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 9f9c2a9934..284b2c737a 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -159,12 +159,12 @@ struct CPURISCVState { */ uint64_t mstatus; - target_ulong mip; + uint64_t mip; - uint32_t miclaim; + uint64_t miclaim; - target_ulong mie; - target_ulong mideleg; + uint64_t mie; + uint64_t mideleg; target_ulong satp; /* since: priv-1.10.0 */ target_ulong stval; @@ -186,7 +186,7 @@ struct CPURISCVState { /* Hypervisor CSRs */ target_ulong hstatus; target_ulong hedeleg; - target_ulong hideleg; + uint64_t hideleg; target_ulong hcounteren; target_ulong htval; target_ulong htinst; @@ -398,8 +398,8 @@ void riscv_cpu_list(void); #ifndef CONFIG_USER_ONLY void riscv_cpu_swap_hypervisor_regs(CPURISCVState *env); -int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint32_t interrupts); -uint32_t riscv_cpu_update_mip(RISCVCPU *cpu, uint32_t mask, uint32_t value); +int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint64_t interrupts); +uint64_t riscv_cpu_update_mip(RISCVCPU *cpu, uint64_t mask, uint64_t value); #define BOOL_TO_MASK(x) (-!!(x)) /* helper for riscv_cpu_update_mip value */ void riscv_cpu_set_rdtime_fn(CPURISCVState *env, uint64_t (*fn)(uint32_t), uint32_t arg); diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c index b441da1511..a2182d7231 100644 --- a/target/riscv/cpu_helper.c +++ b/target/riscv/cpu_helper.c @@ -419,7 +419,7 @@ bool riscv_cpu_two_stage_lookup(int mmu_idx) return mmu_idx & TB_FLAGS_PRIV_HYP_ACCESS_MASK; } -int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint32_t interrupts) +int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint64_t interrupts) { CPURISCVState *env = &cpu->env; if (env->miclaim & interrupts) { @@ -430,11 +430,11 @@ int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint32_t interrupts) } } -uint32_t riscv_cpu_update_mip(RISCVCPU *cpu, uint32_t mask, uint32_t value) +uint64_t riscv_cpu_update_mip(RISCVCPU *cpu, uint64_t mask, uint64_t value) { CPURISCVState *env = &cpu->env; CPUState *cs = CPU(cpu); - uint32_t gein, vsgein = 0, old = env->mip; + uint64_t gein, vsgein = 0, old = env->mip; bool locked = false; if (riscv_cpu_virt_enabled(env)) { @@ -1157,7 +1157,7 @@ void riscv_cpu_do_interrupt(CPUState *cs) */ bool async = !!(cs->exception_index & RISCV_EXCP_INT_FLAG); target_ulong cause = cs->exception_index & RISCV_EXCP_INT_MASK; - target_ulong deleg = async ? env->mideleg : env->medeleg; + uint64_t deleg = async ? env->mideleg : env->medeleg; bool write_tval = false; target_ulong tval = 0; target_ulong htval = 0; @@ -1224,7 +1224,7 @@ void riscv_cpu_do_interrupt(CPUState *cs) cause < TARGET_LONG_BITS && ((deleg >> cause) & 1)) { /* handle the trap in S-mode */ if (riscv_has_ext(env, RVH)) { - target_ulong hdeleg = async ? env->hideleg : env->hedeleg; + uint64_t hdeleg = async ? env->hideleg : env->hedeleg; if (env->two_stage_lookup && write_tval) { /* diff --git a/target/riscv/csr.c b/target/riscv/csr.c index 77fb5884bc..62bf014fca 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -153,6 +153,15 @@ static RISCVException any32(CPURISCVState *env, int csrno) } +static int aia_any32(CPURISCVState *env, int csrno) +{ + if (!riscv_feature(env, RISCV_FEATURE_AIA)) { + return RISCV_EXCP_ILLEGAL_INST; + } + + return any32(env, csrno); +} + static RISCVException smode(CPURISCVState *env, int csrno) { if (riscv_has_ext(env, RVS)) { @@ -162,6 +171,24 @@ static RISCVException smode(CPURISCVState *env, int csrno) return RISCV_EXCP_ILLEGAL_INST; } +static int smode32(CPURISCVState *env, int csrno) +{ + if (!riscv_cpu_is_32bit(env)) { + return RISCV_EXCP_ILLEGAL_INST; + } + + return smode(env, csrno); +} + +static int aia_smode32(CPURISCVState *env, int csrno) +{ + if (!riscv_feature(env, RISCV_FEATURE_AIA)) { + return RISCV_EXCP_ILLEGAL_INST; + } + + return smode32(env, csrno); +} + static RISCVException hmode(CPURISCVState *env, int csrno) { if (riscv_has_ext(env, RVS) && @@ -192,6 +219,15 @@ static RISCVException hmode32(CPURISCVState *env, int csrno) } +static int aia_hmode32(CPURISCVState *env, int csrno) +{ + if (!riscv_feature(env, RISCV_FEATURE_AIA)) { + return RISCV_EXCP_ILLEGAL_INST; + } + + return hmode32(env, csrno); +} + static RISCVException pmp(CPURISCVState *env, int csrno) { if (riscv_feature(env, RISCV_FEATURE_PMP)) { @@ -405,15 +441,15 @@ static RISCVException read_timeh(CPURISCVState *env, int csrno, /* Machine constants */ -#define M_MODE_INTERRUPTS (MIP_MSIP | MIP_MTIP | MIP_MEIP) -#define S_MODE_INTERRUPTS (MIP_SSIP | MIP_STIP | MIP_SEIP) -#define VS_MODE_INTERRUPTS (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP) -#define HS_MODE_INTERRUPTS (MIP_SGEIP | VS_MODE_INTERRUPTS) +#define M_MODE_INTERRUPTS ((uint64_t)(MIP_MSIP | MIP_MTIP | MIP_MEIP)) +#define S_MODE_INTERRUPTS ((uint64_t)(MIP_SSIP | MIP_STIP | MIP_SEIP)) +#define VS_MODE_INTERRUPTS ((uint64_t)(MIP_VSSIP | MIP_VSTIP | MIP_VSEIP)) +#define HS_MODE_INTERRUPTS ((uint64_t)(MIP_SGEIP | VS_MODE_INTERRUPTS)) -static const target_ulong delegable_ints = S_MODE_INTERRUPTS | +static const uint64_t delegable_ints = S_MODE_INTERRUPTS | VS_MODE_INTERRUPTS; -static const target_ulong vs_delegable_ints = VS_MODE_INTERRUPTS; -static const target_ulong all_ints = M_MODE_INTERRUPTS | S_MODE_INTERRUPTS | +static const uint64_t vs_delegable_ints = VS_MODE_INTERRUPTS; +static const uint64_t all_ints = M_MODE_INTERRUPTS | S_MODE_INTERRUPTS | HS_MODE_INTERRUPTS; #define DELEGABLE_EXCPS ((1ULL << (RISCV_EXCP_INST_ADDR_MIS)) | \ (1ULL << (RISCV_EXCP_INST_ACCESS_FAULT)) | \ @@ -633,40 +669,107 @@ static RISCVException write_medeleg(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } -static RISCVException read_mideleg(CPURISCVState *env, int csrno, - target_ulong *val) +static RISCVException rmw_mideleg64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) { - *val = env->mideleg; - return RISCV_EXCP_NONE; -} + uint64_t mask = wr_mask & delegable_ints; + + if (ret_val) { + *ret_val = env->mideleg; + } + + env->mideleg = (env->mideleg & ~mask) | (new_val & mask); -static RISCVException write_mideleg(CPURISCVState *env, int csrno, - target_ulong val) -{ - env->mideleg = (env->mideleg & ~delegable_ints) | (val & delegable_ints); if (riscv_has_ext(env, RVH)) { env->mideleg |= HS_MODE_INTERRUPTS; } + return RISCV_EXCP_NONE; } -static RISCVException read_mie(CPURISCVState *env, int csrno, - target_ulong *val) +static RISCVException rmw_mideleg(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) { - *val = env->mie; - return RISCV_EXCP_NONE; + uint64_t rval; + RISCVException ret; + + ret = rmw_mideleg64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; + } + + return ret; } -static RISCVException write_mie(CPURISCVState *env, int csrno, - target_ulong val) +static RISCVException rmw_midelegh(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, + target_ulong wr_mask) { - env->mie = (env->mie & ~all_ints) | (val & all_ints); + uint64_t rval; + RISCVException ret; + + ret = rmw_mideleg64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; + } + + return ret; +} + +static RISCVException rmw_mie64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) +{ + uint64_t mask = wr_mask & all_ints; + + if (ret_val) { + *ret_val = env->mie; + } + + env->mie = (env->mie & ~mask) | (new_val & mask); + if (!riscv_has_ext(env, RVH)) { - env->mie &= ~MIP_SGEIP; + env->mie &= ~((uint64_t)MIP_SGEIP); } + return RISCV_EXCP_NONE; } +static RISCVException rmw_mie(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_mie64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; + } + + return ret; +} + +static RISCVException rmw_mieh(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_mie64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; + } + + return ret; +} + static RISCVException read_mtvec(CPURISCVState *env, int csrno, target_ulong *val) { @@ -757,17 +860,17 @@ static RISCVException write_mtval(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } -static RISCVException rmw_mip(CPURISCVState *env, int csrno, - target_ulong *ret_value, - target_ulong new_value, target_ulong write_mask) +static RISCVException rmw_mip64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) { RISCVCPU *cpu = env_archcpu(env); /* Allow software control of delegable interrupts not claimed by hardware */ - target_ulong mask = write_mask & delegable_ints & ~env->miclaim; - uint32_t gin, old_mip; + uint64_t old_mip, mask = wr_mask & delegable_ints & ~env->miclaim; + uint32_t gin; if (mask) { - old_mip = riscv_cpu_update_mip(cpu, mask, (new_value & mask)); + old_mip = riscv_cpu_update_mip(cpu, mask, (new_val & mask)); } else { old_mip = env->mip; } @@ -777,13 +880,44 @@ static RISCVException rmw_mip(CPURISCVState *env, int csrno, old_mip |= (env->hgeip & ((target_ulong)1 << gin)) ? MIP_VSEIP : 0; } - if (ret_value) { - *ret_value = old_mip; + if (ret_val) { + *ret_val = old_mip; } return RISCV_EXCP_NONE; } +static RISCVException rmw_mip(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_mip64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; + } + + return ret; +} + +static RISCVException rmw_miph(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_mip64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; + } + + return ret; +} + /* Supervisor Trap Setup */ static RISCVException read_sstatus(CPURISCVState *env, int csrno, target_ulong *val) @@ -808,45 +942,112 @@ static RISCVException write_sstatus(CPURISCVState *env, int csrno, return write_mstatus(env, CSR_MSTATUS, newval); } -static RISCVException read_vsie(CPURISCVState *env, int csrno, - target_ulong *val) +static RISCVException rmw_vsie64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) { - /* Shift the VS bits to their S bit location in vsie */ - *val = (env->mie & env->hideleg & VS_MODE_INTERRUPTS) >> 1; - return RISCV_EXCP_NONE; + RISCVException ret; + uint64_t rval, vsbits, mask = env->hideleg & VS_MODE_INTERRUPTS; + + /* Bring VS-level bits to correct position */ + vsbits = new_val & (VS_MODE_INTERRUPTS >> 1); + new_val &= ~(VS_MODE_INTERRUPTS >> 1); + new_val |= vsbits << 1; + vsbits = wr_mask & (VS_MODE_INTERRUPTS >> 1); + wr_mask &= ~(VS_MODE_INTERRUPTS >> 1); + wr_mask |= vsbits << 1; + + ret = rmw_mie64(env, csrno, &rval, new_val, wr_mask & mask); + if (ret_val) { + rval &= mask; + vsbits = rval & VS_MODE_INTERRUPTS; + rval &= ~VS_MODE_INTERRUPTS; + *ret_val = rval | (vsbits >> 1); + } + + return ret; } -static RISCVException read_sie(CPURISCVState *env, int csrno, - target_ulong *val) +static RISCVException rmw_vsie(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) { - if (riscv_cpu_virt_enabled(env)) { - read_vsie(env, CSR_VSIE, val); - } else { - *val = env->mie & env->mideleg; + uint64_t rval; + RISCVException ret; + + ret = rmw_vsie64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; } - return RISCV_EXCP_NONE; + + return ret; } -static RISCVException write_vsie(CPURISCVState *env, int csrno, - target_ulong val) +static RISCVException rmw_vsieh(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) { - /* Shift the S bits to their VS bit location in mie */ - target_ulong newval = (env->mie & ~VS_MODE_INTERRUPTS) | - ((val << 1) & env->hideleg & VS_MODE_INTERRUPTS); - return write_mie(env, CSR_MIE, newval); + uint64_t rval; + RISCVException ret; + + ret = rmw_vsie64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; + } + + return ret; } -static int write_sie(CPURISCVState *env, int csrno, target_ulong val) +static RISCVException rmw_sie64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) { + RISCVException ret; + uint64_t mask = env->mideleg & S_MODE_INTERRUPTS; + if (riscv_cpu_virt_enabled(env)) { - write_vsie(env, CSR_VSIE, val); + ret = rmw_vsie64(env, CSR_VSIE, ret_val, new_val, wr_mask); } else { - target_ulong newval = (env->mie & ~S_MODE_INTERRUPTS) | - (val & S_MODE_INTERRUPTS); - write_mie(env, CSR_MIE, newval); + ret = rmw_mie64(env, csrno, ret_val, new_val, wr_mask & mask); } - return RISCV_EXCP_NONE; + if (ret_val) { + *ret_val &= mask; + } + + return ret; +} + +static RISCVException rmw_sie(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_sie64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; + } + + return ret; +} + +static RISCVException rmw_sieh(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_sie64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; + } + + return ret; } static RISCVException read_stvec(CPURISCVState *env, int csrno, @@ -939,38 +1140,111 @@ static RISCVException write_stval(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } +static RISCVException rmw_vsip64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) +{ + RISCVException ret; + uint64_t rval, vsbits, mask = env->hideleg & vsip_writable_mask; + + /* Bring VS-level bits to correct position */ + vsbits = new_val & (VS_MODE_INTERRUPTS >> 1); + new_val &= ~(VS_MODE_INTERRUPTS >> 1); + new_val |= vsbits << 1; + vsbits = wr_mask & (VS_MODE_INTERRUPTS >> 1); + wr_mask &= ~(VS_MODE_INTERRUPTS >> 1); + wr_mask |= vsbits << 1; + + ret = rmw_mip64(env, csrno, &rval, new_val, wr_mask & mask); + if (ret_val) { + rval &= mask; + vsbits = rval & VS_MODE_INTERRUPTS; + rval &= ~VS_MODE_INTERRUPTS; + *ret_val = rval | (vsbits >> 1); + } + + return ret; +} + static RISCVException rmw_vsip(CPURISCVState *env, int csrno, - target_ulong *ret_value, - target_ulong new_value, target_ulong write_mask) + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) { - /* Shift the S bits to their VS bit location in mip */ - int ret = rmw_mip(env, csrno, ret_value, new_value << 1, - (write_mask << 1) & vsip_writable_mask & env->hideleg); + uint64_t rval; + RISCVException ret; - if (ret_value) { - *ret_value &= VS_MODE_INTERRUPTS; - /* Shift the VS bits to their S bit location in vsip */ - *ret_value >>= 1; + ret = rmw_vsip64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; } + return ret; } -static RISCVException rmw_sip(CPURISCVState *env, int csrno, - target_ulong *ret_value, - target_ulong new_value, target_ulong write_mask) +static RISCVException rmw_vsiph(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) { - int ret; + uint64_t rval; + RISCVException ret; + + ret = rmw_vsip64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; + } + + return ret; +} + +static RISCVException rmw_sip64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) +{ + RISCVException ret; + uint64_t mask = env->mideleg & sip_writable_mask; if (riscv_cpu_virt_enabled(env)) { - ret = rmw_vsip(env, CSR_VSIP, ret_value, new_value, write_mask); + ret = rmw_vsip64(env, CSR_VSIE, ret_val, new_val, wr_mask); } else { - ret = rmw_mip(env, csrno, ret_value, new_value, - write_mask & env->mideleg & sip_writable_mask); + ret = rmw_mip64(env, csrno, ret_val, new_val, wr_mask & mask); } - if (ret_value) { - *ret_value &= env->mideleg & S_MODE_INTERRUPTS; + if (ret_val) { + *ret_val &= env->mideleg & S_MODE_INTERRUPTS; + } + + return ret; +} + +static RISCVException rmw_sip(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_sip64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; } + + return ret; +} + +static RISCVException rmw_siph(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_sip64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; + } + return ret; } @@ -1065,30 +1339,94 @@ static RISCVException write_hedeleg(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } -static RISCVException read_hideleg(CPURISCVState *env, int csrno, - target_ulong *val) +static RISCVException rmw_hideleg64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) { - *val = env->hideleg; + uint64_t mask = wr_mask & vs_delegable_ints; + + if (ret_val) { + *ret_val = env->hideleg & vs_delegable_ints; + } + + env->hideleg = (env->hideleg & ~mask) | (new_val & mask); return RISCV_EXCP_NONE; } -static RISCVException write_hideleg(CPURISCVState *env, int csrno, - target_ulong val) +static RISCVException rmw_hideleg(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) { - env->hideleg = val & vs_delegable_ints; - return RISCV_EXCP_NONE; + uint64_t rval; + RISCVException ret; + + ret = rmw_hideleg64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; + } + + return ret; +} + +static RISCVException rmw_hidelegh(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_hideleg64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; + } + + return ret; +} + +static RISCVException rmw_hvip64(CPURISCVState *env, int csrno, + uint64_t *ret_val, + uint64_t new_val, uint64_t wr_mask) +{ + RISCVException ret; + + ret = rmw_mip64(env, csrno, ret_val, new_val, + wr_mask & hvip_writable_mask); + if (ret_val) { + *ret_val &= VS_MODE_INTERRUPTS; + } + + return ret; } static RISCVException rmw_hvip(CPURISCVState *env, int csrno, - target_ulong *ret_value, - target_ulong new_value, target_ulong write_mask) + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) { - int ret = rmw_mip(env, csrno, ret_value, new_value, - write_mask & hvip_writable_mask); + uint64_t rval; + RISCVException ret; - if (ret_value) { - *ret_value &= VS_MODE_INTERRUPTS; + ret = rmw_hvip64(env, csrno, &rval, new_val, wr_mask); + if (ret_val) { + *ret_val = rval; + } + + return ret; +} + +static RISCVException rmw_hviph(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) +{ + uint64_t rval; + RISCVException ret; + + ret = rmw_hvip64(env, csrno, &rval, + ((uint64_t)new_val) << 32, ((uint64_t)wr_mask) << 32); + if (ret_val) { + *ret_val = rval >> 32; } + return ret; } @@ -1105,18 +1443,19 @@ static RISCVException rmw_hip(CPURISCVState *env, int csrno, return ret; } -static RISCVException read_hie(CPURISCVState *env, int csrno, - target_ulong *val) +static RISCVException rmw_hie(CPURISCVState *env, int csrno, + target_ulong *ret_val, + target_ulong new_val, target_ulong wr_mask) { - *val = env->mie & HS_MODE_INTERRUPTS; - return RISCV_EXCP_NONE; -} + uint64_t rval; + RISCVException ret; -static RISCVException write_hie(CPURISCVState *env, int csrno, - target_ulong val) -{ - target_ulong newval = (env->mie & ~HS_MODE_INTERRUPTS) | (val & HS_MODE_INTERRUPTS); - return write_mie(env, CSR_MIE, newval); + ret = rmw_mie64(env, csrno, &rval, new_val, wr_mask & HS_MODE_INTERRUPTS); + if (ret_val) { + *ret_val = rval & HS_MODE_INTERRUPTS; + } + + return ret; } static RISCVException read_hcounteren(CPURISCVState *env, int csrno, @@ -1574,9 +1913,9 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { /* Machine Trap Setup */ [CSR_MSTATUS] = { "mstatus", any, read_mstatus, write_mstatus }, [CSR_MISA] = { "misa", any, read_misa, write_misa }, - [CSR_MIDELEG] = { "mideleg", any, read_mideleg, write_mideleg }, + [CSR_MIDELEG] = { "mideleg", any, NULL, NULL, rmw_mideleg }, [CSR_MEDELEG] = { "medeleg", any, read_medeleg, write_medeleg }, - [CSR_MIE] = { "mie", any, read_mie, write_mie }, + [CSR_MIE] = { "mie", any, NULL, NULL, rmw_mie }, [CSR_MTVEC] = { "mtvec", any, read_mtvec, write_mtvec }, [CSR_MCOUNTEREN] = { "mcounteren", any, read_mcounteren, write_mcounteren }, @@ -1589,9 +1928,14 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_MTVAL] = { "mtval", any, read_mtval, write_mtval }, [CSR_MIP] = { "mip", any, NULL, NULL, rmw_mip }, + /* Machine-Level High-Half CSRs (AIA) */ + [CSR_MIDELEGH] = { "midelegh", aia_any32, NULL, NULL, rmw_midelegh }, + [CSR_MIEH] = { "mieh", aia_any32, NULL, NULL, rmw_mieh }, + [CSR_MIPH] = { "miph", aia_any32, NULL, NULL, rmw_miph }, + /* Supervisor Trap Setup */ [CSR_SSTATUS] = { "sstatus", smode, read_sstatus, write_sstatus }, - [CSR_SIE] = { "sie", smode, read_sie, write_sie }, + [CSR_SIE] = { "sie", smode, NULL, NULL, rmw_sie }, [CSR_STVEC] = { "stvec", smode, read_stvec, write_stvec }, [CSR_SCOUNTEREN] = { "scounteren", smode, read_scounteren, write_scounteren }, @@ -1605,12 +1949,16 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { /* Supervisor Protection and Translation */ [CSR_SATP] = { "satp", smode, read_satp, write_satp }, + /* Supervisor-Level High-Half CSRs (AIA) */ + [CSR_SIEH] = { "sieh", aia_smode32, NULL, NULL, rmw_sieh }, + [CSR_SIPH] = { "siph", aia_smode32, NULL, NULL, rmw_siph }, + [CSR_HSTATUS] = { "hstatus", hmode, read_hstatus, write_hstatus }, [CSR_HEDELEG] = { "hedeleg", hmode, read_hedeleg, write_hedeleg }, - [CSR_HIDELEG] = { "hideleg", hmode, read_hideleg, write_hideleg }, + [CSR_HIDELEG] = { "hideleg", hmode, NULL, NULL, rmw_hideleg }, [CSR_HVIP] = { "hvip", hmode, NULL, NULL, rmw_hvip }, [CSR_HIP] = { "hip", hmode, NULL, NULL, rmw_hip }, - [CSR_HIE] = { "hie", hmode, read_hie, write_hie }, + [CSR_HIE] = { "hie", hmode, NULL, NULL, rmw_hie }, [CSR_HCOUNTEREN] = { "hcounteren", hmode, read_hcounteren, write_hcounteren }, [CSR_HGEIE] = { "hgeie", hmode, read_hgeie, write_hgeie }, [CSR_HTVAL] = { "htval", hmode, read_htval, write_htval }, @@ -1622,7 +1970,7 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_VSSTATUS] = { "vsstatus", hmode, read_vsstatus, write_vsstatus }, [CSR_VSIP] = { "vsip", hmode, NULL, NULL, rmw_vsip }, - [CSR_VSIE] = { "vsie", hmode, read_vsie, write_vsie }, + [CSR_VSIE] = { "vsie", hmode, NULL, NULL, rmw_vsie }, [CSR_VSTVEC] = { "vstvec", hmode, read_vstvec, write_vstvec }, [CSR_VSSCRATCH] = { "vsscratch", hmode, read_vsscratch, write_vsscratch }, [CSR_VSEPC] = { "vsepc", hmode, read_vsepc, write_vsepc }, @@ -1633,6 +1981,12 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_MTVAL2] = { "mtval2", hmode, read_mtval2, write_mtval2 }, [CSR_MTINST] = { "mtinst", hmode, read_mtinst, write_mtinst }, + /* Hypervisor and VS-Level High-Half CSRs (H-extension with AIA) */ + [CSR_HIDELEGH] = { "hidelegh", aia_hmode32, NULL, NULL, rmw_hidelegh }, + [CSR_HVIPH] = { "hviph", aia_hmode32, NULL, NULL, rmw_hviph }, + [CSR_VSIEH] = { "vsieh", aia_hmode32, NULL, NULL, rmw_vsieh }, + [CSR_VSIPH] = { "vsiph", aia_hmode32, NULL, NULL, rmw_vsiph }, + /* Physical Memory Protection */ [CSR_MSECCFG] = { "mseccfg", epmp, read_mseccfg, write_mseccfg }, [CSR_PMPCFG0] = { "pmpcfg0", pmp, read_pmpcfg, write_pmpcfg }, diff --git a/target/riscv/machine.c b/target/riscv/machine.c index 9a51e2bfcf..36de40991e 100644 --- a/target/riscv/machine.c +++ b/target/riscv/machine.c @@ -108,7 +108,7 @@ static const VMStateDescription vmstate_hyper = { .fields = (VMStateField[]) { VMSTATE_UINTTL(env.hstatus, RISCVCPU), VMSTATE_UINTTL(env.hedeleg, RISCVCPU), - VMSTATE_UINTTL(env.hideleg, RISCVCPU), + VMSTATE_UINT64(env.hideleg, RISCVCPU), VMSTATE_UINTTL(env.hcounteren, RISCVCPU), VMSTATE_UINTTL(env.htval, RISCVCPU), VMSTATE_UINTTL(env.htinst, RISCVCPU), @@ -166,10 +166,10 @@ const VMStateDescription vmstate_riscv_cpu = { VMSTATE_UINTTL(env.resetvec, RISCVCPU), VMSTATE_UINTTL(env.mhartid, RISCVCPU), VMSTATE_UINT64(env.mstatus, RISCVCPU), - VMSTATE_UINTTL(env.mip, RISCVCPU), - VMSTATE_UINT32(env.miclaim, RISCVCPU), - VMSTATE_UINTTL(env.mie, RISCVCPU), - VMSTATE_UINTTL(env.mideleg, RISCVCPU), + VMSTATE_UINT64(env.mip, RISCVCPU), + VMSTATE_UINT64(env.miclaim, RISCVCPU), + VMSTATE_UINT64(env.mie, RISCVCPU), + VMSTATE_UINT64(env.mideleg, RISCVCPU), VMSTATE_UINTTL(env.satp, RISCVCPU), VMSTATE_UINTTL(env.stval, RISCVCPU), VMSTATE_UINTTL(env.medeleg, RISCVCPU), From patchwork Thu Sep 2 11:25:09 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523646 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=QbhVz/Xy; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=iGadI35k; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0f5W58bvz9sW5 for ; Thu, 2 Sep 2021 21:36:31 +1000 (AEST) Received: from localhost ([::1]:36394 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLl1B-0008F2-G0 for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:36:29 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47560) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrU-00017A-Rp; Thu, 02 Sep 2021 07:26:28 -0400 Received: from esa6.hgst.iphmx.com ([216.71.154.45]:32978) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrR-0002tI-LT; Thu, 02 Sep 2021 07:26:28 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581986; x=1662117986; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=gqoQPasa3fA0OWLVZpFRj2N7l4WuftX6lPLtL0B+H1E=; b=QbhVz/XyEAGAuTWPwfpnHtC68A5mrgf8A6QsAKF72ahPqn9BkbjEROuq MppDn7qaQk8fko5G/5kMsSozaEyOBIqXCLyj27WycD/EQ7vHwjwJ5TZXg y0vi8Ep7pXWiBqqDWzFUUOjNmrMQ+D8kBPuFG9ZDKceIx872LwsWirUTr ixpY9YjNbvY6Dm5tMZtETm3TFppPf5xdZ+K72Gz8KkBQ8M8qQfnMhNcYC D43t1ZfQqOGyAsuo8JE6RvZlzBg4AtGzLNgZSpmahuB/ys7JxktuCMTsB gl1wesv7gEqwvQkHPMslwEU+ngltkKvK3e3t/1V2DRiD2GfKpD85ufhX+ Q==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="179581932" Received: from mail-mw2nam10lp2101.outbound.protection.outlook.com (HELO NAM10-MW2-obe.outbound.protection.outlook.com) ([104.47.55.101]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:25 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Of0bOmYlKNbw0dc+oXlUfCkonLV1GpdJQYVS+sMkzX0w4u3qPYq3CpqHZJkyDF5m36mhA0giENIMl5j1li8nCfA6ZtI9KUzofVQRA1+06PXhpSC6WO2tAICI8N/MGvbeQ62SXenyFXFwFwLZuEv5RrA/9AGLmOIl77qeN35xqWwA4r+MOM0W0aOwkXXduMk6MbnNWATAWOCDu/YJowJmUt5bB2YPGZqlrLiZHX0CGnvDkxypExFaC0Ij1pWdoDwTEDzA3uY3XwBEEomyg6fxc5FWt52vRyk+WOb8Sm761ZTMUUVmyCfmb9wzraFJ7dLw5Lj02Gt+v8vUoOGMakIJxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=u1PAGl/6Ga8Ns4fP4965fHSm5nlUn9YgIoObjFL5ZU8=; b=fjQ+Xb80N9VFz+7a9lMemk2PfrO7/yKV9bL2KzX2NDzk7Wg375PWn174vqPaj+sB+PsjC/U6Cc81iig3cJ24zPYjgK3K3mkPUm8gt/73ay4UiN7IvpGaZEThYYR6uHb+KfZrVTTFlFdgjojclN9Zu83nZnLpUE+gg7Yc4fPw1+VEf1UE0uG3n1O1pfdULc+Sml6l91QNlzsOEic1TjwZ9/N6aelVFhvnAGhxHvq7n1tv7ncyTjgHnDw4mXhsGYBwylF3ZI+Y4UDi4i5kjoddLjw4bLxeKZk44t/z48wtlOQh+rO0kkjPPy3gtpezxd1zuc4zo2lT67VQtYxkUd3RWQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=u1PAGl/6Ga8Ns4fP4965fHSm5nlUn9YgIoObjFL5ZU8=; b=iGadI35k+PN3rRKdn8Pfi+29qZ2X7+Fxz3VHSpZtgy7pijqkJTDVLwozYiOUn/rMKnQgdrPpd0DSfw9kQHKGgdKfUGfQbJwAKvQsAg4cH8VOexxpwWNBjdQKpFZxho9m6n/YcMxYZBe+ZDC8rwm9Oww+8r24mIRrlYwQm4AaUZE= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:23 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:23 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 11/22] target/riscv: Implement AIA hvictl and hviprioX CSRs Date: Thu, 2 Sep 2021 16:55:09 +0530 Message-Id: <20210902112520.475901-12-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:20 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f04b2c5c-2acf-4a1a-d08d-08d96e047e9d X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:3276; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 6fSmunSyaaOmFHzZiyeGu/UNIAVCyMYidH2LWZn00gkLYkpNDDJXRszkpEL047Lm4qNkINrots+UkoMPcSbF9f5sQKgjOc/fse89LmmZrkfcgLAOWq5ctqVoCdtAZdcgtyOklZxCc0HOe0STfGbw7FS/wjWDvufrCPvQs8XDdP/R8ge5sMJ1mALsknYI9sm7tz4pzvlLNN8x4T+6uOz5euG8sl6zRCNB3DP5WYaRD/WBvUxXmWfeea2DPM7dNVmDwlHkDxhSFvxo//Pd1p/+4K3gDQ7SDFQiwQwqENwVhXbh+z2ER2cbcg7LgQ4jGlZOMZcCVQrJIXljIacdmQL+iOonynoMtFgbIz6iUR/kr/ZSq2tntAQuGjaCBDgXGFKbdSHm8UqIoiH1xalWt81n3yNhqFDV+1z/ygf3snzlo+dl7P8zVnr1Vchi19h+diToZsaSWF9yFRFQcLWK6tXaUfhl9Z17tI2SzqCMNHCPdLhqOTG3CUev+EEh5WVI3K1OxuWhWRfxIdNRI0G04wte3gs+EZ7A1qb6gGaHHI5C/MaCBnvkUQzi0tEgBWlwoLkxq+XuSXNjbrHRs/2ef1iSjiTg/OLZCKAbskOMr7sCsEZZwUOBJPqDkfl1d1QraHF4uc/RBI/iZa4PkcQIesLpnt5gMqlbvezHQUfSgHSmwhiUrN748tlreXet9k+cef+UCtB5mKZC4cSOumV0z+sEFQ== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(6666004)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: RBaCHYdBgw60STP/7icqrsWOn2FjBSTwExOfvIH9PWfnn/Hg2VYoaP5GRbuRwFY5O6SoXkEfeKEWstO7wX1bSjJrN0i9U0v5h+O54Z+fSFI28pNHnBXWT4fDDOcU8yCpNy1e5y4cApGMC0p3mGjsM8xf6WgMoIouEU04O8c+Ek4K+9Gm4SMln0kMJ3Hf20f9RipOkv9B91ype1S7mOsVsSvNTGOw0gj4LqNTQRDhpnwzANf10VoneEpBlutxze3ZmnplTmyUeTYOyUQrNfMLRByWB90XH7GcCX1FsMZw0YJYFOvhb4iXCx93gxmhy9WHUlgBzH//XllQBDw0VH5i9ZmjwtBGT2/RXS9Navbj1VU49esZCxtaPtV67D9IfIJTgOCBIHSijf1eRe5R04oHmiA6VNCT3R5GMxk3NfJKWhlArNiiBcULTmgFZkZwwv86Re3BYH2GflRHlvN98AHS1aEsPVp8URNBAsxFMVFw4y7JhE/stHy7/l9uWSzPF4Frq20U7D7ZlEEmwUQz8kS4EuhwR/hfDKD52zxjUQMa8ZpSElfQ7KhleIkcAS/Lieo1VltOw+gvMDc+fd8qhGmEz7KNbQBPOb4dALzbj1iWtRjP7MXuibnOa4GGcOBuTMD4yzzweKz5nMT2qovnatykvcpkHSQw/6wNG6ndrDBqI1YERYPkgqIB+sVy9PcRQ5PfMccBy3JekLE089DsD0wy4SjyAkkg9Is/pAw6/EuFrNqlssFy1zZ8bBE9W+PT7W8fqx2nZsiMd7IasCazTX1Vru/H9hW8Z08kwyr7IyXtlw0l7FtpfXRtsSy+3Dt19p9h19pMtVn9xZHQvUE2l9YB2uMGK+LIYp0ti9rrG/xVi6ktKSHKbyRzO1P9X1bQJmLDN0flqd5M9HMiv5pvEKuUMkFY/kOlUjT3qownSo3k/yZ4FjkEwd2pqYINK+oIyOUgbXiPnCMXuGo/uZj5zvd12gPkoy2p4IBc4+lO2vsttoN2NgWX0a8CmpIOmDyYqbXvVUwlP5lIHnc6trYzSTUB5OnvxLf/CGUV5C5MhreV3Q8E3aH4iC/YsczpP+JRoWGl1gy+1W75ltEYval3XA6y2Lz6kiqidqQ0hEKUK2rCBDAUGLhoW8Qs5vpJ6XSz8KMSnC1cbZK3Qq5xJCkCMra5N7xyCnTdh/E3hS/WG8/of61yeOnVRmOfJ8j7EORMmrqxayGXvFo8ysW+h73GT4lLZzxud2pFiuxtjmdPH1kyZ4EzirVYOfqI5FvnytjfNFcbbfrCEo6tzDlXPAbYQnwf0sjo4XefE3yjswK8NuEyVUulp//Auc8PM1CBkjAWiOzp X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: f04b2c5c-2acf-4a1a-d08d-08d96e047e9d X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:23.4036 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: OMB69v5G31ljT0Rh7hDGfIsWEtae06Gl4z7V5OG61l248297Af8inyhrMk6QpIyd3kipBFwCOXos2ipIK8j18w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=216.71.154.45; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa6.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The AIA hvictl and hviprioX CSRs allow hypervisor to control interrupts visible at VS-level. This patch implements AIA hvictl and hviprioX CSRs. Signed-off-by: Anup Patel --- target/riscv/cpu.h | 1 + target/riscv/csr.c | 126 +++++++++++++++++++++++++++++++++++++++++ target/riscv/machine.c | 2 + 3 files changed, 129 insertions(+) diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 284b2c737a..095a140c3a 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -196,6 +196,7 @@ struct CPURISCVState { uint64_t htimedelta; /* Hypervisor controlled virtual interrupt priorities */ + target_ulong hvictl; uint8_t hviprio[64]; /* Virtual CSRs */ diff --git a/target/riscv/csr.c b/target/riscv/csr.c index 62bf014fca..7180cc927c 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -219,6 +219,15 @@ static RISCVException hmode32(CPURISCVState *env, int csrno) } +static int aia_hmode(CPURISCVState *env, int csrno) +{ + if (!riscv_feature(env, RISCV_FEATURE_AIA)) { + return RISCV_EXCP_ILLEGAL_INST; + } + + return hmode(env, csrno); +} + static int aia_hmode32(CPURISCVState *env, int csrno) { if (!riscv_feature(env, RISCV_FEATURE_AIA)) { @@ -1007,6 +1016,9 @@ static RISCVException rmw_sie64(CPURISCVState *env, int csrno, uint64_t mask = env->mideleg & S_MODE_INTERRUPTS; if (riscv_cpu_virt_enabled(env)) { + if (env->hvictl & HVICTL_VTI) { + return RISCV_EXCP_VIRT_INSTRUCTION_FAULT; + } ret = rmw_vsie64(env, CSR_VSIE, ret_val, new_val, wr_mask); } else { ret = rmw_mie64(env, csrno, ret_val, new_val, wr_mask & mask); @@ -1205,6 +1217,9 @@ static RISCVException rmw_sip64(CPURISCVState *env, int csrno, uint64_t mask = env->mideleg & sip_writable_mask; if (riscv_cpu_virt_enabled(env)) { + if (env->hvictl & HVICTL_VTI) { + return RISCV_EXCP_VIRT_INSTRUCTION_FAULT; + } ret = rmw_vsip64(env, CSR_VSIE, ret_val, new_val, wr_mask); } else { ret = rmw_mip64(env, csrno, ret_val, new_val, wr_mask & mask); @@ -1591,6 +1606,110 @@ static RISCVException write_htimedeltah(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } +static int read_hvictl(CPURISCVState *env, int csrno, target_ulong *val) +{ + *val = env->hvictl; + return RISCV_EXCP_NONE; +} + +static int write_hvictl(CPURISCVState *env, int csrno, target_ulong val) +{ + env->hvictl = val & HVICTL_VALID_MASK; + return RISCV_EXCP_NONE; +} + +static int read_hvipriox(CPURISCVState *env, int first_index, + uint8_t *iprio, target_ulong *val) +{ + int i, irq, rdzero, num_irqs = 4 * (TARGET_LONG_BITS / 32); + + /* First index has to be multiple of numbe of irqs per register */ + if (first_index % num_irqs) { + return (riscv_cpu_virt_enabled(env)) ? + RISCV_EXCP_VIRT_INSTRUCTION_FAULT : RISCV_EXCP_ILLEGAL_INST; + } + + /* Fill-up return value */ + *val = 0; + for (i = 0; i < num_irqs; i++) { + if (riscv_cpu_hviprio_index2irq(first_index + i, &irq, &rdzero)) { + continue; + } + if (rdzero) { + continue; + } + *val |= ((target_ulong)iprio[irq]) << (i * 8); + } + + return RISCV_EXCP_NONE; +} + +static int write_hvipriox(CPURISCVState *env, int first_index, + uint8_t *iprio, target_ulong val) +{ + int i, irq, rdzero, num_irqs = 4 * (TARGET_LONG_BITS / 32); + + /* First index has to be multiple of numbe of irqs per register */ + if (first_index % num_irqs) { + return (riscv_cpu_virt_enabled(env)) ? + RISCV_EXCP_VIRT_INSTRUCTION_FAULT : RISCV_EXCP_ILLEGAL_INST; + } + + /* Fill-up priority arrary */ + for (i = 0; i < num_irqs; i++) { + if (riscv_cpu_hviprio_index2irq(first_index + i, &irq, &rdzero)) { + continue; + } + if (rdzero) { + iprio[irq] = 0; + } else { + iprio[irq] = (val >> (i * 8)) & 0xff; + } + } + + return RISCV_EXCP_NONE; +} + +static int read_hviprio1(CPURISCVState *env, int csrno, target_ulong *val) +{ + return read_hvipriox(env, 0, env->hviprio, val); +} + +static int write_hviprio1(CPURISCVState *env, int csrno, target_ulong val) +{ + return write_hvipriox(env, 0, env->hviprio, val); +} + +static int read_hviprio1h(CPURISCVState *env, int csrno, target_ulong *val) +{ + return read_hvipriox(env, 4, env->hviprio, val); +} + +static int write_hviprio1h(CPURISCVState *env, int csrno, target_ulong val) +{ + return write_hvipriox(env, 4, env->hviprio, val); +} + +static int read_hviprio2(CPURISCVState *env, int csrno, target_ulong *val) +{ + return read_hvipriox(env, 8, env->hviprio, val); +} + +static int write_hviprio2(CPURISCVState *env, int csrno, target_ulong val) +{ + return write_hvipriox(env, 8, env->hviprio, val); +} + +static int read_hviprio2h(CPURISCVState *env, int csrno, target_ulong *val) +{ + return read_hvipriox(env, 12, env->hviprio, val); +} + +static int write_hviprio2h(CPURISCVState *env, int csrno, target_ulong val) +{ + return write_hvipriox(env, 12, env->hviprio, val); +} + /* Virtual CSR Registers */ static RISCVException read_vsstatus(CPURISCVState *env, int csrno, target_ulong *val) @@ -1981,9 +2100,16 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_MTVAL2] = { "mtval2", hmode, read_mtval2, write_mtval2 }, [CSR_MTINST] = { "mtinst", hmode, read_mtinst, write_mtinst }, + /* Virtual Interrupts and Interrupt Priorities (H-extension with AIA) */ + [CSR_HVICTL] = { "hvictl", aia_hmode, read_hvictl, write_hvictl }, + [CSR_HVIPRIO1] = { "hviprio1", aia_hmode, read_hviprio1, write_hviprio1 }, + [CSR_HVIPRIO2] = { "hviprio2", aia_hmode, read_hviprio2, write_hviprio2 }, + /* Hypervisor and VS-Level High-Half CSRs (H-extension with AIA) */ [CSR_HIDELEGH] = { "hidelegh", aia_hmode32, NULL, NULL, rmw_hidelegh }, [CSR_HVIPH] = { "hviph", aia_hmode32, NULL, NULL, rmw_hviph }, + [CSR_HVIPRIO1H] = { "hviprio1h", aia_hmode32, read_hviprio1h, write_hviprio1h }, + [CSR_HVIPRIO2H] = { "hviprio2h", aia_hmode32, read_hviprio2h, write_hviprio2h }, [CSR_VSIEH] = { "vsieh", aia_hmode32, NULL, NULL, rmw_vsieh }, [CSR_VSIPH] = { "vsiph", aia_hmode32, NULL, NULL, rmw_vsiph }, diff --git a/target/riscv/machine.c b/target/riscv/machine.c index 36de40991e..f6d0c80311 100644 --- a/target/riscv/machine.c +++ b/target/riscv/machine.c @@ -116,6 +116,8 @@ static const VMStateDescription vmstate_hyper = { VMSTATE_UINTTL(env.hgeie, RISCVCPU), VMSTATE_UINTTL(env.hgeip, RISCVCPU), VMSTATE_UINT64(env.htimedelta, RISCVCPU), + + VMSTATE_UINTTL(env.hvictl, RISCVCPU), VMSTATE_UINT8_ARRAY(env.hviprio, RISCVCPU, 64), VMSTATE_UINT64(env.vsstatus, RISCVCPU), From patchwork Thu Sep 2 11:25:10 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523661 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=qbodNXie; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=KFAZRPc2; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fWv6Km4z9sW5 for ; Thu, 2 Sep 2021 21:55:55 +1000 (AEST) Received: from localhost ([::1]:44988 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlJx-00008T-JQ for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:55:53 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47578) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrY-0001FM-8s; Thu, 02 Sep 2021 07:26:32 -0400 Received: from esa6.hgst.iphmx.com ([216.71.154.45]:32987) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrW-0002vE-91; Thu, 02 Sep 2021 07:26:31 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581991; x=1662117991; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=iq3V0AKcehj6gHciAOfKHiL2RzKeNZrp90c+Z6C/+8E=; b=qbodNXie4ZGG3F8TNn5zatyHxR9XPolnSSlaxuHdmi8UIvbUrBrlUFap P2xkfjNatBdcjwqnQDuDId0g/swSYmkgZZps3WmOqql4w+vTBKvSG3S5r gkvPsOyQnI/uqgR8EvhtjtiIEfONgJ52gvgFzUsESKU2l+FXUajw2isA4 qFIjA4/Z9N4vmfFWJrCoyGveAYDEo5iE7jImtT1mG7hVc8vojOjifO7U5 aCm8xVyCJ1UfldBX/kNOdNNJ0cG1iTIV3TDl/715ZJpGRZJb9DTDrlEA0 WOTLdxey8AM9r+yout/DAINiTjfdbqoxKtbSUWtOmWb4JACFbaRawMsJH A==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="179581934" Received: from mail-mw2nam10lp2109.outbound.protection.outlook.com (HELO NAM10-MW2-obe.outbound.protection.outlook.com) ([104.47.55.109]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:29 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=bf36FAEeXHJdE6J/h/e3oXZwt+GOsQcdh6cnkeZMgb+Q4e8c8hcAlK6c6MyYPQbVvnhBf3qhIUlLfQFbdnfnlk+ojbuO94GLMZ7/wQv9oUfije3Ipv63CXLfnxwvA5zaMJuG9GM9spkZB1eSq6ElW+Fh7ISwXxDbRvXn3DM00yCEfE+BdTiLvqRmwvsq32giXLiW7e4kBwWA6MxjwQucOTzCt1DsB4fjxFslX7j7dJ2ANihT2UafDPdguyGng39dpKnH+iUFeYYC/iFV5KxKRg88svNcsMz1URpifrYsxcfVPk2Bzbs5twg9kY4/f0fDGlF23562522GPULdZ97uXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=+vEKT7UGik+JahRoZsvfMXhbpTK88iuWSr+ZcNC2PP4=; b=ke7ymbRW5TWFuqFIT9Ic6p3Ed94qMuzbfVflOilej/4Qevf3V94UTChaYbzVrH7EW5uudvoD5IgInB2s9nB6xXhzKHFpXOsLRg6FTvO13YBKGX7W3xj5DVPGiEfds/JSs7/JicjIx7kURfTHB0026zk8GjFMDBwofeANxF11PoV5EZPvsKvvbyNvdP7+HcWNQIqlIJjK4ff5vFpnJ4t2+worJu5IwgmYZqaP0GM+wtvlBJ8jYbfGbh//SIjMcQOcKsZyv/20zSk8NMf0s8a3oRxP9nnXdc30P1YGOYxYkD5hvXCgGwUWCHDT/AavSowGcPcVao9ejHu03AVWgfWhrg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+vEKT7UGik+JahRoZsvfMXhbpTK88iuWSr+ZcNC2PP4=; b=KFAZRPc24yp6GvtNYK1yN3YMOKFKnx9KJNLqyKwJ0JPy7E8PL8Upk3fqneMBfY9YCSGvu8G195HWKpNK9Zks6ytclw0PhUakl1DGonSvYypRdan/jMlzpuPSe5ARSXivlkJimbJwCNsPr1bdm/QizNjN1Hcj2EJbjHR3TM3bWcM= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:27 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:27 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 12/22] target/riscv: Implement AIA interrupt filtering CSRs Date: Thu, 2 Sep 2021 16:55:10 +0530 Message-Id: <20210902112520.475901-13-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:23 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 05c086b3-7f8b-4752-dcef-08d96e0480e6 X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:6430; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: UydVsQ7y+5CkQIRDGbKfekXtFJAW1O3nAi8czM4VbkAbMBWsK/NuDdambMQwhbaYMcnrrC1OJm5w6HTtDghTuwL4CU4xIZBZp7Z7H6z6eY3x4cQsUQKYSZTGWcKN7hN0M+q9JCHmFuDs0lOlLsX44zv8EsDQv2FJ92vSDtySiTjf7kbRVycnbRMnm4K4jaZOkyU+lsNM2jBI9qbsTK8Kh2ccw5uS3u7KP3urpYrBlTh/pfz0Av/gihlbXL8lAvwMNddxVxWMnN1GPfk/rWhZCDvuwJdrjaqt89gUhOx7h7G81HiXpH5W0b4KjJPTZcFerChx25aCu01Rf+YEndnHpSF1ktziQRoSJUKVAWIhmVCxR90NHlTYA7KZH2D7M/fHKBEdNmoy61pwL+8SEyOCQPKZqMHykwtblDVxek9jRZhudeNkGhh0pzQK/Hl8mGILHmzz18F49ETnaAqUtxBGfRVsBmrIdO38vXNFp9+izDwNtmcEWYzj0U1jC7VksZOdivT6tKFDDvWdC4/t+ymzUbD/4njS27Qluct2SjvUCvUmq41bOG8WPBDtfuV7lBGwAj6UKnarmI3snnRl4c1OLvUhN0xyA7GA8F8JCvjvfJhzU//dFhf3zUF3LE36c2zf5jEIxyGpIh8OAh4bgZEa/+7wRosd318ecBzaR6IvRxCdFfUreld8JpxsmiavKndZo9cVlg9rBracz79hZR/rsA== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(6666004)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: J9G0f6lnrmtjX8+DbiycIaNO8yjaLnHvkPN39Kl3k1eQFEUrWqT/dzxf2qsGaPZ+Zf2Ogc07GZcLMDtmaO/J4uT7W9qAnKtHvOFsCVUFDi+4AkbvsHTw0oQ3tn9G+wSUryJrmghOdJQOaLECjVJZA0Zvdl0QtDeWWTEW9ZvtDgN99bIsVxqZx84f/fqR2vW2XRzZtAw2PMM7ypQaaMCgsGtf5JRMch13NiwdiNxF4Opn10we2YUlcShu9KPKKiYk2BJMHNohDxxB5/SWHIIxFJCUGjgdyUJ58xHnytMsPXVi6F0+SgmKtbjrYh8mXhpQvGvrIqi9/xNNcbWZIuvDcVUEpYOsLcOCgg4ERh0vtbi1mXuKyPhAZK61Jh+gHmvau6D+a3InNqSRwNk9yvrezJ/mnHpwwLmzY+YXtaCenIiSj8uWWmXq2on46gNDuJBkVO3s59F19mZRILQZsckoUxXCC/wKNMNLFxWG/xEPFZDOXeJduaMMhsbhbCjB92sP1xG4jp7IwHQLNm5PNPbsH9jyWmxMzVeXIkRn99aZ0aBhi3s+qPfB3RM3NYIMth5mbFEkIHl6s+9gAQ9ynfrlyZc1PR3lJZ8tA3WbYrMmyeoS6XBv3vDIxXaB8t6N8+GClyqTGl8hriVGAuCcZ0nRPCMF6TayE5VAF9amMV3rwGiBhCxA7je2lOjvluZhAbAbVUC9iaB7l2YVzStS1dZ/ZNv/990ovS+xB6axueBA7FsEhtvk3WkV+ZL8TP3eHWz1NP6OBbDWs8Bk7uHt2rP8CMpwJW1bxOks8wBeVbY8nOkaKbo8E5YVtyiYUSrXstxJ19sKl63KwV3DDovvtFHWSw9DXIfmA42WynU4f0O8ppKlkLaKwkFnhRt7yVnN75Jzu/sY4W5dPny27rV6tTdkglCyTgGLm0lDWrG4RqKtjoplvPiGmL4gJWD0XFNKHKvxbBd7Q6isZHKX/NZVIrG9qeKhcvd/+aPKZ+3rU6X52VRrm+GUPewEJ7ernTw003wsMTrn6FTFovvBy28jBk8ipqyTrE32tdXuZwhJhgH+TTmXIGJbabXgzQUq3Oqf5UNTAy5YtJ6fP5C6ZbkxkoHSx+T7v7R/1JU1353Q719Wt98bj4Ie3ZnX27kzy8ilEUwEd4ipgiol475tyEhyjByY2yLe46m58C5JesNgkprsPEb540u5Vfnej8m2sIJJfIJu0u4xZfI5zeH7oa0YXSNkM+SFIN6r2lyub/Vdhd53tEI8YntAEozd5ihqDWav9qiZk8qzR2EY3N01CR/qavFQBwFFDMvPDUETOWg6/NgoxJl6Y2F1T6lsVuVCNIaLmj4r X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 05c086b3-7f8b-4752-dcef-08d96e0480e6 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:27.6858 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: OkNbivPWPhC4sA5Kz4osQxylzV1ZptvOvyqZdoYJWbSJuoZruYUieOv497Hbsga6NzfwsvYjffrMfl+yZHA0Ng== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=216.71.154.45; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa6.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The AIA specificaiton adds interrupt filtering support for M-mode and HS-mode. Using AIA interrupt filtering M-mode and H-mode can take local interrupt 13 or above and selectively inject same local interrupt to lower privilege modes. At the moment, we don't have any local interrupts above 12 so we add dummy implementation (i.e. read zero and ignore write) of AIA interrupt filtering CSRs. Signed-off-by: Anup Patel --- target/riscv/csr.c | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/target/riscv/csr.c b/target/riscv/csr.c index 7180cc927c..c4057b44cb 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -153,6 +153,15 @@ static RISCVException any32(CPURISCVState *env, int csrno) } +static int aia_any(CPURISCVState *env, int csrno) +{ + if (!riscv_feature(env, RISCV_FEATURE_AIA)) { + return RISCV_EXCP_ILLEGAL_INST; + } + + return any(env, csrno); +} + static int aia_any32(CPURISCVState *env, int csrno) { if (!riscv_feature(env, RISCV_FEATURE_AIA)) { @@ -515,6 +524,12 @@ static RISCVException read_zero(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } +static RISCVException write_ignore(CPURISCVState *env, int csrno, + target_ulong val) +{ + return RISCV_EXCP_NONE; +} + static RISCVException read_mhartid(CPURISCVState *env, int csrno, target_ulong *val) { @@ -2047,9 +2062,15 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_MTVAL] = { "mtval", any, read_mtval, write_mtval }, [CSR_MIP] = { "mip", any, NULL, NULL, rmw_mip }, + /* Virtual Interrupts for Supervisor Level (AIA) */ + [CSR_MVIEN] = { "mvien", aia_any, read_zero, write_ignore }, + [CSR_MVIP] = { "mvip", aia_any, read_zero, write_ignore }, + /* Machine-Level High-Half CSRs (AIA) */ [CSR_MIDELEGH] = { "midelegh", aia_any32, NULL, NULL, rmw_midelegh }, [CSR_MIEH] = { "mieh", aia_any32, NULL, NULL, rmw_mieh }, + [CSR_MVIENH] = { "mvienh", aia_any32, read_zero, write_ignore }, + [CSR_MVIPH] = { "mviph", aia_any32, read_zero, write_ignore }, [CSR_MIPH] = { "miph", aia_any32, NULL, NULL, rmw_miph }, /* Supervisor Trap Setup */ @@ -2101,12 +2122,14 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_MTINST] = { "mtinst", hmode, read_mtinst, write_mtinst }, /* Virtual Interrupts and Interrupt Priorities (H-extension with AIA) */ + [CSR_HVIEN] = { "hvien", aia_hmode, read_zero, write_ignore }, [CSR_HVICTL] = { "hvictl", aia_hmode, read_hvictl, write_hvictl }, [CSR_HVIPRIO1] = { "hviprio1", aia_hmode, read_hviprio1, write_hviprio1 }, [CSR_HVIPRIO2] = { "hviprio2", aia_hmode, read_hviprio2, write_hviprio2 }, /* Hypervisor and VS-Level High-Half CSRs (H-extension with AIA) */ [CSR_HIDELEGH] = { "hidelegh", aia_hmode32, NULL, NULL, rmw_hidelegh }, + [CSR_HVIENH] = { "hvienh", aia_hmode32, read_zero, write_ignore }, [CSR_HVIPH] = { "hviph", aia_hmode32, NULL, NULL, rmw_hviph }, [CSR_HVIPRIO1H] = { "hviprio1h", aia_hmode32, read_hviprio1h, write_hviprio1h }, [CSR_HVIPRIO2H] = { "hviprio2h", aia_hmode32, read_hviprio2h, write_hviprio2h }, From patchwork Thu Sep 2 11:25:11 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523647 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=RtoT1jBI; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=P0QLM9Le; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0f5f5DSYz9sSs for ; Thu, 2 Sep 2021 21:36:38 +1000 (AEST) Received: from localhost ([::1]:36864 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLl1I-0000A4-FZ for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:36:36 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47604) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrd-0001Ts-PH; Thu, 02 Sep 2021 07:26:37 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26521) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrb-0002xP-Ix; Thu, 02 Sep 2021 07:26:37 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581995; x=1662117995; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=rEtWhUuQL3W3xHfAja15+qr55bYWwP1sYghfBTKdJaQ=; b=RtoT1jBIy9g2vxRTxa5vPIu3/f4tx1PHizq+bAPHwHwCKmih1eoxwqMY CEcc/hNbdQWUIDQMT7pyBoMXtA/zcAW8lsT7r0WjZYwC2u9S9SAEQl5GX 2XI0EwcOc+RuEuJ470wHk/pteddrmxII5UvdDGGXmep/YTn6QeFuQjzEK dNGQlr9Qu0wm1lIMG3IhEn5wmXBLJHtZbINtdS4QCDAdaXycPes4mcODl VIyMkS/XiUtMW06KN/xiXt4YQPQSWi2GvYcR+mbGSuNOP9tH3tQYV6q4O sE1tvEG1mRFs8r3vhakm+eD3gG2S6wCeEg1329FvD0Pqjr6IZWLEvVU9F w==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644621" Received: from mail-bn8nam11lp2177.outbound.protection.outlook.com (HELO NAM11-BN8-obe.outbound.protection.outlook.com) ([104.47.58.177]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:31 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UFjweO0kE7Zuxeb8FJwlj7sFm1naKUE5W18d1mfSk8ofLaXx7NMpMtbWMvOJ+Ku04mPs0OomJAg4JyWP82blhNI1u1bnMSrlthhksx5Yt/aO6Am7/zhgo8rW3EPXpIfw5B4YXF/v+3LO9rlqHmGdZR2tq/2/ZQ4kkWoWk7psQLB0s+xqHf+K7m0mtdpNsCctekVlZIo2Xc0lRCk4ylAc8AOFdUgkPluTUWH4MD/o7pVYiFbQ8pNEDaEKByhGU3Kjc3bY6GhHJFbHvSzFpXubfJxMmQXkG+f3DlnYAMMypGwbryjDihiJB9NmfvNwYjuLqeyPkLqhNtHpPYDv1zS2HQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=qi+8XXc7aJmHuQcpMu0pPd0tYhdaAe26MMvy6sVnZac=; b=e8/IhkcpKzuvs8R1XZ6uhgbAW9yZP975y8Xu/Tt/Ik2xBjFW+K+qaJRBkS9nmn02C/LYNGatqgudvP3UknJVQk0H9JW5WUdyFdi+BWZ8c0J+XL+yPj86ERb8aJn1f9YY0M6KA1uEC/iLgEM7uTv5e9F9oR7TStJsrGwrl5OjDqPwPgyfWVFqYk24yPDSFNPwDPjVEm13XXHmEEMDLFAgOCdqwcpv1OENGgWHDrlj4FrHbvGNRZAB6sYzwVQ6ucyzFpiOMc9D5/HhZEkVApk2YhauAmh47SEAJNMLR7xZOmC8OsiuPwbeV7bmBICsKCtvcUEq50oNlPpS4Bzdb0Smdg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qi+8XXc7aJmHuQcpMu0pPd0tYhdaAe26MMvy6sVnZac=; b=P0QLM9LeAXai3wrG+Ktio+FwhfvTdxJMe+r3huLGLzi98p9Qf+qYaIh7auFNoUVNd1GgbBPdXgAY4lYmCfO7/+L69ZE2mdNJIMJZlM+FuElX+nZG0JurHvsIFihzZzAIm5tS937TqH4MQEPMnYSGN/Sy2Y6SxV7WM0DP+ex+STc= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:30 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:30 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 13/22] target/riscv: Implement AIA mtopi, stopi, and vstopi CSRs Date: Thu, 2 Sep 2021 16:55:11 +0530 Message-Id: <20210902112520.475901-14-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:28 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b0f94b17-67ee-4914-b658-08d96e0482f0 X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:250; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: UisN0tB30g+kWxSprd+1lMBh0pvqHeE8ORydpnY9ihpZJDYEYjf1QJoLyG9GnzRo7aoIObvnZJnAJnlAc/dJg+LByd7bCjGIECfbElOv5relM988nVgGQu7yBoi1Bsoc0/fazDxFOG54/Lyb8hKtIyQ29A8212Rc05VtwJkgbJe0bA2sGrwXXBxl9qH+9rmt7jFHxun2ZnNVyWvzMNjSDoMI3F5ZHj8Ij+KR258uqz76c5+Xc7YZwwpBAKBbRhTPBEGgVg9JeE+OMILYyyKdfY3A5BYkb+glf3SAw9rYxNHEMJXCWaFuEBF3PPId0IQGKEwHMitcSne+KXMAzHDd7g2bWy0XcXNJ1r2p2OliQC13HiEnruYe1n2rwy0OR/WOhwMa48FONROXMslYj+EWI/s4EmL61rYnM5OHwOqoI59VKeADTEXXeVlouJGWdH78XBQ3k5MS18uAj213ZwR4HlqHvNjrssqfjq00xBt/26gyfP9heScyKVINsg+UZiE8mgjKD/Y5D0n2/AUak/LB8OCizwt8tXbvKxH6tESczGYBXAT6y+GSzDqgzj9dmDHmgMihK8lkB7UPEJhHM4ejC7LcLF5hV/+mvrXmCRT5iUs0N1CLPewoT8sSYydqF3KOEL9xgo2iGxmmW2BiBRkhxmx1K14JXwL2WXf//aHf1a7wdo/BSITwoo69NjKWzkiwgfwab4C7IS3qO4XbPli59g== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(6666004)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 3I8vbKfJ+IhsqMkAZOHQkQPM9mH+CKlAlwMaHf1U+Yd2PXCjtBv5OWNT+fxC/Nrhdyii/yczLuSLlt6du3DAAG9TLzdSvtCx1g4cOvWk/nReL8cSWYApeww0YLUBvWso8pqG38jnC0fe0/ZR7cbiGUZxeSa6eAtJqwyttaCSjv761Q3IRsHZQV76oOVnxp5GKtDeAVcfrVh9hs1605Q3dsG3bd2YzaLL0PT4bmxqH+2HkrrH5kuu4dgpe+Wy8oj59C5elq+9JZxSflc2gAX1yMQKHbJliMNnF3Kmf7YePlo9hYUr/XBALo2tKp2ho8qJyl6GJR8iWp3vsbIt3cyQeJ3rQDsbsZ8GlO6OrW9JrqsNeKPJOy9TdIcn2tjzQfSYDvd3sq6G/w8k+vHmJmcaRD84GjFIZKZEwsUlLApPqn9mQO3lBTHH4UkVh58MaLsIbpvt4dOvU50hlqieJogGA80Tpi7R3uDtyRABEoHHDTuANJ2TcCgJDOglfSuyzUaRzHNW/tGwiL0ejqbGRLTjINjboEg/YImYfIWmLmqmX7wHOj9LzjSHZhoysJglgDKCJEEKJ/GN+JIZZtUWJ0SE0OSb1FCgFP+oX5JWk7E2nRDIFOHwcF1czJfeI/p9qSOrOecdxkdDv1xgbloZQ2g25hjagHVkWoVbXUQ+0Gros9L9SVDsazcywkeQ4pp6/g/d5F26DV+0ZXvypFbARjw4H0L1+Z2oowiCJZfs5TMJmp4JY+cGvakaimlTW2i1wRmQFyy76Px0WCMCsCUfHvxgv6S4JijG8d+QCU7sOLaZnR0tDW0RC7mVue9omHj592cLeUiWml+hoHY+B3H6isdAqoyH85UaQYUC7iS/fR+3FWPbcJ9CBiXN75AnxlURGP9bczqb/UXs6etS/45FI5uyBq6Wl8n/h+fdBtROrGsHtdzdI7Pxq/9r2rn4JWyPWjm/dT7N6JkM2L21oDN1UnnuvKbfgph4/+olTM7XPTwaydR7vHi2+Hbh3RR2k8wY3d+Tco9DN3e1+iXoJoyEU+8U377nvHCqfGoqFrrNaI7TEoHs/sjExNieNBaHD5iVuw6+apAC0FL8roGwovasZujd5V7wdyf97zGnOgx6GZsw8mbLLO1z+sN5pl5Aa7ck2J5TCm5PiuW7OnJ+sVB8d9+OwT/61Jn1Bpl2YL2C4CSGweN5EJxwl8OGW9AQ++eZ68taghkGcwMiZ7layzeLkq8BUDx+blRFBPOBjgYuDL9pDZxHBR0csInYLoNXNCt1uOZcXUac4ctlknEIv/aTp/F61+TQhqd1Qg7wSuLmMaTq7C336yKKSnNN1TpE3k8lBqLj X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: b0f94b17-67ee-4914-b658-08d96e0482f0 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:30.6339 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: GPDGXKrYCLyuXQtAJ1iQ5/aAA5kaJax4kav774ab4FF2z0htFhP1aH6ghxE6vhKQTtsElCXilbRvZaqKrZa39w== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The AIA specification introduces new [m|s|vs]topi CSRs for reporting pending local IRQ number and associated IRQ priority. Signed-off-by: Anup Patel --- target/riscv/csr.c | 154 +++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 154 insertions(+) diff --git a/target/riscv/csr.c b/target/riscv/csr.c index c4057b44cb..273c8ac13d 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -189,6 +189,15 @@ static int smode32(CPURISCVState *env, int csrno) return smode(env, csrno); } +static int aia_smode(CPURISCVState *env, int csrno) +{ + if (!riscv_feature(env, RISCV_FEATURE_AIA)) { + return RISCV_EXCP_ILLEGAL_INST; + } + + return smode(env, csrno); +} + static int aia_smode32(CPURISCVState *env, int csrno) { if (!riscv_feature(env, RISCV_FEATURE_AIA)) { @@ -794,6 +803,28 @@ static RISCVException rmw_mieh(CPURISCVState *env, int csrno, return ret; } +static int read_mtopi(CPURISCVState *env, int csrno, target_ulong *val) +{ + int irq; + uint8_t iprio; + + irq = riscv_cpu_mirq_pending(env); + if (irq <= 0 || irq > 63) { + *val = 0; + } else { + iprio = env->miprio[irq]; + if (!iprio) { + if (riscv_cpu_default_priority(irq) > IPRIO_DEFAULT_M) { + iprio = IPRIO_MMAXIPRIO; + } + } + *val = (irq & TOPI_IID_MASK) << TOPI_IID_SHIFT; + *val |= iprio; + } + + return RISCV_EXCP_NONE; +} + static RISCVException read_mtvec(CPURISCVState *env, int csrno, target_ulong *val) { @@ -1328,6 +1359,120 @@ static RISCVException write_satp(CPURISCVState *env, int csrno, return RISCV_EXCP_NONE; } +static int read_vstopi(CPURISCVState *env, int csrno, target_ulong *val) +{ + int irq, ret; + target_ulong topei; + uint64_t vseip, vsgein; + uint32_t iid, iprio, hviid, hviprio, gein; +#define VSTOPI_NUM_SRCS 5 + uint32_t s, scount = 0, siid[VSTOPI_NUM_SRCS], siprio[VSTOPI_NUM_SRCS]; + + gein = get_field(env->hstatus, HSTATUS_VGEIN); + hviid = get_field(env->hvictl, HVICTL_IID); + hviprio = get_field(env->hvictl, HVICTL_IPRIO); + + if (gein) { + vsgein = (env->hgeip & (1ULL << gein)) ? MIP_VSEIP : 0; + vseip = env->mie & (env->mip | vsgein) & MIP_VSEIP; + if (gein <= env->geilen && vseip) { + siid[scount] = IRQ_S_EXT; + siprio[scount] = IPRIO_MMAXIPRIO + 1; + if (env->aia_ireg_rmw_fn[PRV_S]) { + /* + * Call machine specific IMSIC register emulation for + * reading TOPEI. + */ + ret = env->aia_ireg_rmw_fn[PRV_S]( + env->aia_ireg_rmw_fn_arg[PRV_S], + AIA_MAKE_IREG(ISELECT_IMSIC_TOPEI, PRV_S, true, gein), + &topei, 0, 0); + if (!ret && topei) { + siprio[scount] = topei & IMSIC_TOPEI_IPRIO_MASK; + } + } + scount++; + } + } else { + if (hviid == IRQ_S_EXT && hviprio) { + siid[scount] = IRQ_S_EXT; + siprio[scount] = hviprio; + scount++; + } + } + + if (env->hvictl & HVICTL_VTI) { + if (hviid != IRQ_S_EXT) { + siid[scount] = hviid; + siprio[scount] = hviprio; + scount++; + } + } else { + irq = riscv_cpu_vsirq_pending(env); + if (irq != IRQ_S_EXT && 0 < irq && irq <= 63) { + siid[scount] = irq; + siprio[scount] = env->hviprio[irq]; + scount++; + } + } + + iid = 0; + iprio = UINT_MAX; + for (s = 0; s < scount; s++) { + if (siprio[s] < iprio) { + iid = siid[s]; + iprio = siprio[s]; + } + } + + if (iid) { + if (env->hvictl & HVICTL_IPRIOM) { + if (iprio > IPRIO_MMAXIPRIO) { + iprio = IPRIO_MMAXIPRIO; + } + if (!iprio) { + if (riscv_cpu_default_priority(iid) > IPRIO_DEFAULT_S) { + iprio = IPRIO_MMAXIPRIO; + } + } + } else { + iprio = 1; + } + } else { + iprio = 0; + } + + *val = (iid & TOPI_IID_MASK) << TOPI_IID_SHIFT; + *val |= iprio; + return RISCV_EXCP_NONE; +} + +static int read_stopi(CPURISCVState *env, int csrno, target_ulong *val) +{ + int irq; + uint8_t iprio; + + if (riscv_cpu_virt_enabled(env)) { + return read_vstopi(env, CSR_VSTOPI, val); + } + + irq = riscv_cpu_sirq_pending(env); + if (irq <= 0 || irq > 63) { + *val = 0; + } else { + iprio = env->siprio[irq]; + if (!iprio) { + if (riscv_cpu_default_priority(irq) > IPRIO_DEFAULT_S) { + iprio = IPRIO_MMAXIPRIO; + } + } + *val = (irq & TOPI_IID_MASK) << TOPI_IID_SHIFT; + *val |= iprio; + } + + return RISCV_EXCP_NONE; +} + /* Hypervisor Extensions */ static RISCVException read_hstatus(CPURISCVState *env, int csrno, target_ulong *val) @@ -2062,6 +2207,9 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_MTVAL] = { "mtval", any, read_mtval, write_mtval }, [CSR_MIP] = { "mip", any, NULL, NULL, rmw_mip }, + /* Machine-Level Interrupts (AIA) */ + [CSR_MTOPI] = { "mtopi", aia_any, read_mtopi }, + /* Virtual Interrupts for Supervisor Level (AIA) */ [CSR_MVIEN] = { "mvien", aia_any, read_zero, write_ignore }, [CSR_MVIP] = { "mvip", aia_any, read_zero, write_ignore }, @@ -2089,6 +2237,9 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { /* Supervisor Protection and Translation */ [CSR_SATP] = { "satp", smode, read_satp, write_satp }, + /* Supervisor-Level Interrupts (AIA) */ + [CSR_STOPI] = { "stopi", aia_smode, read_stopi }, + /* Supervisor-Level High-Half CSRs (AIA) */ [CSR_SIEH] = { "sieh", aia_smode32, NULL, NULL, rmw_sieh }, [CSR_SIPH] = { "siph", aia_smode32, NULL, NULL, rmw_siph }, @@ -2127,6 +2278,9 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_HVIPRIO1] = { "hviprio1", aia_hmode, read_hviprio1, write_hviprio1 }, [CSR_HVIPRIO2] = { "hviprio2", aia_hmode, read_hviprio2, write_hviprio2 }, + /* VS-Level Interrupts (H-extension with AIA) */ + [CSR_VSTOPI] = { "vstopi", aia_hmode, read_vstopi }, + /* Hypervisor and VS-Level High-Half CSRs (H-extension with AIA) */ [CSR_HIDELEGH] = { "hidelegh", aia_hmode32, NULL, NULL, rmw_hidelegh }, [CSR_HVIENH] = { "hvienh", aia_hmode32, read_zero, write_ignore }, From patchwork Thu Sep 2 11:25:12 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523666 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=qDhK0xTq; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=Opg+moPe; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fZv216Jz9sVw for ; Thu, 2 Sep 2021 21:58:31 +1000 (AEST) Received: from localhost ([::1]:53754 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlMS-00062H-M1 for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:58:28 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47622) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrf-0001Z0-Vl; Thu, 02 Sep 2021 07:26:40 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26527) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrd-0002yA-NA; Thu, 02 Sep 2021 07:26:39 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630581997; x=1662117997; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=79DoxJBqk11tjwEEH6NV1uJDrQuuWkfB6NrmJol30F8=; b=qDhK0xTqLauIObqwMwBl/xFoOxRuyNBMszJOVoj82fTYX1moVrgvfBRY 7S3E+8pKv0GUy7BrRMwD/+s9pqHn5LTeN9IJd8FY0PR/PTh+bpe7X3qXE RbAcEShNZVm7nLT/Q4LZrzk7JiN1GqUWbNO/kZgjuFHDFBAB+jw0zyIT8 Pn3+OsrPNifz34g3+Y/8HXAfpco9I6k8hf3iG7saVZbKMhluV/mwmeG0X cfWvaTBlFM9k7JxMrFAsAzp0SSm7FRqxGJzrnL0e1/RS+m2ZCizrqU9gR sN0soz6otHtFngAsaDaP8Ns5ziaAzuxS+cbejZqNSCkficHZ9r4VH076M w==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644629" Received: from mail-bn8nam11lp2176.outbound.protection.outlook.com (HELO NAM11-BN8-obe.outbound.protection.outlook.com) ([104.47.58.176]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:35 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FFWdhLIse9oxTmG2wlSxIdta8SZhlVyvuoXSxTUcVZJJ/sU8fvrUdcEY7KC7RfoaU8vJrhpLTpVNZzFRZuzCd0tDd/JEtXVCZ7DnDXQ5h4qQeOwhoy0eO3pB1zoMP+heEDTb7PQ1qMbqQccb63xJ+uKFbbR8Sblvw7NdycjaRswkIwUBbOMQ5zbDuA3NWXzxHD/3Bw3m+V6bKNnZlwiuqmpG4nNlJmIngJ+u9yLWbRPkBE8o8bN6kaMJWSl54VzbRYRfoKqVqlSSNJyUwjkeExed5ivacuyCxRBb79tHWpKsC6ZSMgCEj5lnNHGyIM5Nzl+skZxpqDZmiU7KqMdqIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=Sm+HEwTpcDeMna7jMAhfmd4D4Y6vhn+Hk/QkRHW58fQ=; b=Smat8vehfuo3hYPZ0LkuKq85cX/RPDCNA+cOr9KMVkFHjLWzgcPII/cir+/yMlFZ2aV8ociwQjdUJHOHWk9bO1SbQ9A1Zy+KnDZe1MfGEwahjH4JUnA7Z0QjziRHh5lbv1P5XL93oaubYl6rne4/K/SgHYV765wKMyAIPdvJLXITZ7wYknAxuixxl4fKrUzqEyO5fhD1V8h4wJiLa3xbVYCHRZq8dIKsJzmFSNJOFOvgDVdvakCpivQuYZWcPeF4Gq6DNDkqBS3o3EsnkZmR5BH8BnwksOMEhYAfnXFmTT+b99bV1KkjCcXAr1yjWky5LuuWVgMwrhKJNvcDeLKtIw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Sm+HEwTpcDeMna7jMAhfmd4D4Y6vhn+Hk/QkRHW58fQ=; b=Opg+moPesCFrJtgnTEXiD4ID0RjWdVCI19HRqL6RKfGuP0m+NFj0Af5a8Oh2m2Z3PzIYzfi8q5VG1fb8/BWo9BMzzZYFHNPllrbxKfIolC5gKf7/KrWE44Sgkf1iCBp4RRqbsd6e2r2gzzBbso4wP+SI/Lp8latFv/nw5tXRILI= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:34 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:33 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 14/22] target/riscv: Implement AIA xiselect and xireg CSRs Date: Thu, 2 Sep 2021 16:55:12 +0530 Message-Id: <20210902112520.475901-15-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:31 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3aff9777-e16a-4d1e-3cc3-08d96e0484c5 X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:1122; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: TIoMzgOz5tXr5wAAADnBYIJlyrbCKY5g4M4UwnccOQg2qSKlpr+aEyizOdvfYGiXL3+S7+ttgGAGQOod2j6h4JGyQ0nBOQPZERphMIicF7oO3y+/yeioOlQ67GoepsE5ogWvm8oaUM//kLJb22NLZr4l1hakop98rT69ui5b69VzrbqduxiJjmD/ZLBdAo8rwWnfSZ/Uf/KOMslyXJcIyYybE0HaGXr3Op7c0GhcSNOwS189rUztV/PjDstG/kUo75YIdLhXMlE/BaDorbTjKmb4buWQP6/v6lvJyKuGlpanGkk6dqB3L2/xW+YzRpl7KywXdkWAACcbblpGWZ/nD8xrput9dCf0cOZoQhvqmlXq2C/aXEZXpOBTpesr8wNcfw/av1HmIAE3oVMoOUOzKt+vW3UKYKSL4QlaWOi3cY2nWk3PYhFM7NJWoHJYHPKInHLufVTKZElxXAmsMqH5xRwXiHrKiXi9r8RbM1hIcYNZ2b5YTBf4mXXSf/cduW9ywezDGPAyb5ASYaLMPwgCX0j1xPwKHbspHA9YrBMDAbYS5QznLjaK5IcBldVyVFdMlwEhbU9YNdpF874kIhLVoK7PVR1muE9UnUBbiJefPGIPXkF4Hj8ptpwDmy1t+0036QXZ6W/otNoX/6ATfUpJICX747KSFNb3e5uB2EkKDdV/PW+xXZG4WWHqRs6YX5cP X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(83380400001)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(6666004)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: cKis6d1udi6vXbtDx7CuBZjxdwjGNtcquP3p0+Gc/Et5Gawk2JuCTXRv+DakM7R7p1JD98IhI3LGPzj2fA8g2T+dRvGRk2cC+G0KFxK1Ws7ASgUho9yLuKklib+V9tmj5SUuvOoO079ATeLh1VV7yZEEA+loaYj3CbSMl203iFBpQnRPLsK7hONhnlxcw6ASy5tUA9nzbRUPDT35C6xVTsoqYbj8AsLBubNjUZWb8IAyt0s6gVF4eHxYazGU5NZF986JrvwCUSrP3+JVimTDofsLi7yM2mvX6iyuS4fKCedvqdlQ11Tyk+bHwdIkAiQTCEjKtjT61uf1HTkKBIwRq6GO3zH1BKsCdmwh/w6ktcEeDpdlFmTcl6HvBqZaQCgIqhDOX6aZUE3qeOaMdOHAypQ4LucsKzih482gYKdOn+HdbJdbQJ1dJg6DcCdMd0nNp/n1Opz/MSKcCniHkQuPhxgtsOx/LA5WPQQHMvCwgV2f7n/GaWqbpJqLv/ttrPl9MvZmFmeUE000+cqdOrcVzR0GLctTc5rsSSfJyKYIaCTs1aZkDHC1oN2Y1uU2lGZ3hkCdiKCd4g7js1rEBm2SgPrEakwJYPODPb2iHZgmr4f6Lt7WDgbM2wmoZhHA+pVQ3yJiAAVj1X4/L+uyMVUeW+dQEhZBJ5ZRGqccZEoNL7nMSc6MXAEqpU8p8axpwVzXKHxusM+izfuNR/pDggFxj4P9jUdPeEaqxbn93cjcbkKEFzq5eRSW7xw3f12sgVd7g4ocfRic2wnVfZwjSOre5TEYnu117L/+jm6Onmxkr7Cnx1F47uaEIZ1VFJ/lhO//e9eRNAmhVvkYpjo1nmcn9srDokaAW+rq0lM6hkJd1FMgUNMior4LAWbrz1a9Yv74tlcjOMPboUVvP2QdTepBQH5TujhTg1sIJ9g4enCvgVbrHuXYufi5e0PfJr3UJEeetR8vrBimyAsKMltPuRGkot5sJdwPAvhV/AuWZaXRGNootlRDniZiynSlFzCERVlUnUrUnbeRRQP5uLF3+eUbPbY6mG8l6Uf8FoGx9cUmFGacNq7I4YEoVNS/ARrf6bGFqOLHJNQO71kR9We+L1nSq0dvylF0cduXYBtiQs4WR8ikhpt/Jmvs1vqYMfEvrhxv+Z64F+h7OIUxIfjCIynvYC4OQOLLIJopnrOHyHkSPYnD6i4NyrfkzoiHFvisjTeQ8f4moovWgoVVx1xTbUlc1C3uUVtzAc9ygt1tq+03oirEgff8R/2x9Ll3f1nm2yU18H6wfHBUSKGdPw4g6vI6i9fLTfKXVn0SX5GjZBX2ZCC1RWYWKBNkF5DBPTmft2E3 X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 3aff9777-e16a-4d1e-3cc3-08d96e0484c5 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:33.8956 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: KxFlFCyN9DHdqG+Mr4B4B/qGuFrJ6UCaR5o/8jwL9F1ZFrt0Vxvy9/+/g6fiUkQvvDYHXG4fc0LPPvQy+wNw0Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The AIA specification defines [m|s|vs]iselect and [m|s|vs]ireg CSRs which allow indirect access to interrupt priority arrays and per-HART IMSIC registers. This patch implements AIA xiselect and xireg CSRs. Signed-off-by: Anup Patel --- target/riscv/cpu.h | 7 ++ target/riscv/csr.c | 174 +++++++++++++++++++++++++++++++++++++++++ target/riscv/machine.c | 3 + 3 files changed, 184 insertions(+) diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 095a140c3a..16a4596433 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -183,6 +183,10 @@ struct CPURISCVState { uint8_t miprio[64]; uint8_t siprio[64]; + /* AIA CSRs */ + target_ulong miselect; + target_ulong siselect; + /* Hypervisor CSRs */ target_ulong hstatus; target_ulong hedeleg; @@ -212,6 +216,9 @@ struct CPURISCVState { target_ulong vstval; target_ulong vsatp; + /* AIA VS-mode CSRs */ + target_ulong vsiselect; + target_ulong mtval2; target_ulong mtinst; diff --git a/target/riscv/csr.c b/target/riscv/csr.c index 273c8ac13d..71e88e5b41 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -825,6 +825,168 @@ static int read_mtopi(CPURISCVState *env, int csrno, target_ulong *val) return RISCV_EXCP_NONE; } +static int aia_xlate_vs_csrno(CPURISCVState *env, int csrno) +{ + if (!riscv_cpu_virt_enabled(env)) { + return csrno; + } + + switch (csrno) { + case CSR_SISELECT: + return CSR_VSISELECT; + case CSR_SIREG: + return CSR_VSIREG; + default: + return csrno; + }; +} + +static int rmw_xiselect(CPURISCVState *env, int csrno, target_ulong *val, + target_ulong new_val, target_ulong wr_mask) +{ + target_ulong *iselect; + + /* Translate CSR number for VS-mode */ + csrno = aia_xlate_vs_csrno(env, csrno); + + /* Find the iselect CSR based on CSR number */ + switch (csrno) { + case CSR_MISELECT: + iselect = &env->miselect; + break; + case CSR_SISELECT: + iselect = &env->siselect; + break; + case CSR_VSISELECT: + iselect = &env->vsiselect; + break; + default: + return RISCV_EXCP_ILLEGAL_INST; + }; + + if (val) { + *val = *iselect; + } + + wr_mask &= ISELECT_MASK; + if (wr_mask) { + *iselect = (*iselect & ~wr_mask) | (new_val & wr_mask); + } + + return RISCV_EXCP_NONE; +} + +static int rmw_iprio(target_ulong iselect, uint8_t *iprio, + target_ulong *val, target_ulong new_val, + target_ulong wr_mask, int ext_irq_no) +{ + int i, firq, nirqs; + target_ulong old_val; + + if (iselect < ISELECT_IPRIO0 || ISELECT_IPRIO15 < iselect) { + return -EINVAL; + } +#if TARGET_LONG_BITS == 64 + if (iselect & 0x1) { + return -EINVAL; + } +#endif + + nirqs = 4 * (TARGET_LONG_BITS / 32); + firq = ((iselect - ISELECT_IPRIO0) / (TARGET_LONG_BITS / 32)) * (nirqs); + + old_val = 0; + for (i = 0; i < nirqs; i++) { + old_val |= ((target_ulong)iprio[firq + i]) << (IPRIO_IRQ_BITS * i); + } + + if (val) { + *val = old_val; + } + + if (wr_mask) { + new_val = (old_val & ~wr_mask) | (new_val & wr_mask); + for (i = 0; i < nirqs; i++) { + /* + * M-level and S-level external IRQ priority always read-only + * zero. This means default priority order is always preferred + * for M-level and S-level external IRQs. + */ + if ((firq + i) == ext_irq_no) { + continue; + } + iprio[firq + i] = (new_val >> (IPRIO_IRQ_BITS * i)) & 0xff; + } + } + + return 0; +} + +static int rmw_xireg(CPURISCVState *env, int csrno, target_ulong *val, + target_ulong new_val, target_ulong wr_mask) +{ + bool virt; + uint8_t *iprio; + int ret = -EINVAL; + target_ulong priv, isel, vgein; + + /* Translate CSR number for VS-mode */ + csrno = aia_xlate_vs_csrno(env, csrno); + + /* Decode register details from CSR number */ + virt = false; + switch (csrno) { + case CSR_MIREG: + iprio = env->miprio; + isel = env->miselect; + priv = PRV_M; + break; + case CSR_SIREG: + iprio = env->siprio; + isel = env->siselect; + priv = PRV_S; + break; + case CSR_VSIREG: + iprio = env->hviprio; + isel = env->vsiselect; + priv = PRV_S; + virt = true; + break; + default: + goto done; + }; + + /* Find the selected guest interrupt file */ + vgein = (virt) ? get_field(env->hstatus, HSTATUS_VGEIN) : 0; + + if (ISELECT_IPRIO0 <= isel && isel <= ISELECT_IPRIO15) { + /* Local interrupt priority registers not available for VS-mode */ + if (!virt) { + ret = rmw_iprio(isel, iprio, val, new_val, wr_mask, + (priv == PRV_M) ? IRQ_M_EXT : IRQ_S_EXT); + } + } else if (ISELECT_IMSIC_FIRST <= isel && isel <= ISELECT_IMSIC_LAST) { + /* IMSIC registers only available when machine implements it. */ + if (env->aia_ireg_rmw_fn[priv]) { + /* Selected guest interrupt file should not be zero */ + if (virt && (!vgein || env->geilen < vgein)) { + goto done; + } + /* Call machine specific IMSIC register emulation */ + ret = env->aia_ireg_rmw_fn[priv](env->aia_ireg_rmw_fn_arg[priv], + AIA_MAKE_IREG(isel, priv, virt, vgein), + val, new_val, wr_mask); + } + } + +done: + if (ret) { + return (riscv_cpu_virt_enabled(env) && virt) ? + RISCV_EXCP_VIRT_INSTRUCTION_FAULT : RISCV_EXCP_ILLEGAL_INST; + } + return RISCV_EXCP_NONE; +} + static RISCVException read_mtvec(CPURISCVState *env, int csrno, target_ulong *val) { @@ -2207,6 +2369,10 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_MTVAL] = { "mtval", any, read_mtval, write_mtval }, [CSR_MIP] = { "mip", any, NULL, NULL, rmw_mip }, + /* Machine-Level Window to Indirectly Accessed Registers (AIA) */ + [CSR_MISELECT] = { "miselect", aia_any, NULL, NULL, rmw_xiselect }, + [CSR_MIREG] = { "mireg", aia_any, NULL, NULL, rmw_xireg }, + /* Machine-Level Interrupts (AIA) */ [CSR_MTOPI] = { "mtopi", aia_any, read_mtopi }, @@ -2237,6 +2403,10 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { /* Supervisor Protection and Translation */ [CSR_SATP] = { "satp", smode, read_satp, write_satp }, + /* Supervisor-Level Window to Indirectly Accessed Registers (AIA) */ + [CSR_SISELECT] = { "siselect", aia_smode, NULL, NULL, rmw_xiselect }, + [CSR_SIREG] = { "sireg", aia_smode, NULL, NULL, rmw_xireg }, + /* Supervisor-Level Interrupts (AIA) */ [CSR_STOPI] = { "stopi", aia_smode, read_stopi }, @@ -2278,6 +2448,10 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { [CSR_HVIPRIO1] = { "hviprio1", aia_hmode, read_hviprio1, write_hviprio1 }, [CSR_HVIPRIO2] = { "hviprio2", aia_hmode, read_hviprio2, write_hviprio2 }, + /* VS-Level Window to Indirectly Accessed Registers (H-extension with AIA) */ + [CSR_VSISELECT] = { "vsiselect", aia_hmode, NULL, NULL, rmw_xiselect }, + [CSR_VSIREG] = { "vsireg", aia_hmode, NULL, NULL, rmw_xireg }, + /* VS-Level Interrupts (H-extension with AIA) */ [CSR_VSTOPI] = { "vstopi", aia_hmode, read_vstopi }, diff --git a/target/riscv/machine.c b/target/riscv/machine.c index f6d0c80311..95a43ababa 100644 --- a/target/riscv/machine.c +++ b/target/riscv/machine.c @@ -127,6 +127,7 @@ static const VMStateDescription vmstate_hyper = { VMSTATE_UINTTL(env.vscause, RISCVCPU), VMSTATE_UINTTL(env.vstval, RISCVCPU), VMSTATE_UINTTL(env.vsatp, RISCVCPU), + VMSTATE_UINTTL(env.vsiselect, RISCVCPU), VMSTATE_UINTTL(env.mtval2, RISCVCPU), VMSTATE_UINTTL(env.mtinst, RISCVCPU), @@ -182,6 +183,8 @@ const VMStateDescription vmstate_riscv_cpu = { VMSTATE_UINTTL(env.mepc, RISCVCPU), VMSTATE_UINTTL(env.mcause, RISCVCPU), VMSTATE_UINTTL(env.mtval, RISCVCPU), + VMSTATE_UINTTL(env.miselect, RISCVCPU), + VMSTATE_UINTTL(env.siselect, RISCVCPU), VMSTATE_UINTTL(env.scounteren, RISCVCPU), VMSTATE_UINTTL(env.mcounteren, RISCVCPU), VMSTATE_UINTTL(env.sscratch, RISCVCPU), From patchwork Thu Sep 2 11:25:13 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523662 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=Vh6QH2h1; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=vdFYn0CN; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fXm1vnMz9sVw for ; Thu, 2 Sep 2021 21:56:40 +1000 (AEST) Received: from localhost ([::1]:48406 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlKf-0002Wi-Nh for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:56:37 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47656) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrj-0001i4-3K; Thu, 02 Sep 2021 07:26:43 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26521) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrg-0002xP-Nl; Thu, 02 Sep 2021 07:26:42 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630582000; x=1662118000; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=MQjau2oGOYVed/qK0F6bMfoGed4rgyx7nx409f48V7s=; b=Vh6QH2h1wpKfN7+5OejjrMJzHpQWX+M1YXv9+qK2cMqZPlQ/b/kWmmMJ 6BbUF2+9f8sjR0Hw67EYytAbH7+wnggkCuNfh0mtYsAnGs0Ap3NkJqSZs LQfBYy1bYkA1j4Tae+VljFEONXPope0V6AUze0Xh/5WfyizsaQIAA+fH2 q+mQziorgSKJHc+drpC4jFREcaXjckTjhl/5go9Cxf9ylK5taGMDCCkVH OlJeIiAgWQVIKSo3Tgr7DcfbwpSwF6TAX9Ql45zki3/8rlNvSEGN3xTQJ IQmgvG1Lp4GZH96QaY8e7TjoEJL1912NMc3lk7lVpS8+2Oj63J4rm6axs A==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644634" Received: from mail-bn8nam11lp2168.outbound.protection.outlook.com (HELO NAM11-BN8-obe.outbound.protection.outlook.com) ([104.47.58.168]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:38 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=nMvEpkNbwDXx+FupcTacifwOhz/0Da6bdtsBSz3p50Y42GEH0ZoHpHblo3p/KQsSO+d4Iw/YjodwT4XaCwE/Tdm2YIeABeAcei+0LmF/u23Tacc3fsbKvrQPes4AdxaK5elH0JUfaAYL/0eu5ixpdUgUNGXZnwenyTrTh8IZCXSqMyUxSYfHPspRbzAd+ivXuAvJLGFhNmxV69MG2SRaJz1v0AhAEE43TsRshNFV8+TzeaNEwrBxOsypEzjCccM6ji/J7pKYGmRtwxWulHfh25V/2IAqMnMApRlAPeRIt2X2YLVCXbZ3PGflbYItDa2T9cjVQis9nds7UBCjLEwxeA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=4paBlUixr6FfoqEF7gpU7ZYSK5VMffob92xMm7fIoZs=; b=V2Q4intvWV/wiY4Civ89nVjqmeEAFCkkoxWeOhwj05HSZRfy7Xh6zE+S/5eMYcKrmTbsS4m50ucYm5JYV77rFnYT7l/it32zxbgv3/YpI2KvOOF+MWaVepiHiLJYSifoouSdras1ALWicZ3bBR0CeznD+1kFENzpANqt9YVcMFzym1XZ26W+ZfxokibhIFoA02bimw99kROdbsGiLVxRys/IE/gdzugXJjk4mM/LMCqw3AYqu3sh307qQx3Nhh5Ce1PEYBlLOgkQXJZoUzkaE/4ZonVyFH1HRpHKsKN3fnP7p88TSBD0v30dsExqIr7GB9oOr8DNCoFARTJ6T/GXew== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=4paBlUixr6FfoqEF7gpU7ZYSK5VMffob92xMm7fIoZs=; b=vdFYn0CNeGXHQLjCq+2oSCmeUMOC0Ok5kg/EM/HCoOKllVtRwFfZJOEdPfj6gW4XqJ50ivsMgYou8eYhoXA370suNTlRDKMx5S8aXkqn2ZqPhXRWS5ebxWqV5uxpW6omvIILeap2D4kyCCSqurLlaFDeK2TKLmDsDPwubHKqQ58= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:37 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:37 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 15/22] target/riscv: Implement AIA IMSIC interface CSRs Date: Thu, 2 Sep 2021 16:55:13 +0530 Message-Id: <20210902112520.475901-16-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:34 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e733058d-1b92-4474-89d7-08d96e0486b7 X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:3173; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: X2Ldlpfi3ZgFbGSxpT6kfh/TCoZVjdpl1dYr9vuuUyE3dS0/vwNPxTMBQ0fn+dDhZv8/d7lKXZfbSGW1SS7I5dnvC41YXu7+D4ibV08YEtKN35Q7WrTfGVgILu4tvwJOCI3HI0r76vRyAUXSKui+hmNCfSyBPs2XYJFvt0eXNpWJ11UC9TCJsQdAYz8Mdql29vHeIiNWrxjqXSj5duPTb2LwgbC1gnbcDQZhToA7sMMymFDBPbrfCCrB1w9E5D6xg+1wwq74XbyuMc/Z4MAQZlMgBKFPbVnu8kKD81C0t0D9WPi1MCIaxcwMR1BP/j28zoxrmh1AtcOFNcGV/dvbh3w1ciBCQYEi2CCt+i802wQbkwqAqo0eN1svPYFswFg1zUcxMkni/MxZNFsEF2mcSsi/Uus1EbP9bBHG3N0ptPTizrgMN9Hcaz0AZQqy4npcvD9DjKprjgtAtJhmYIe/EVuWajmXKo+ZDKuQmWp8kw6tDo0rDVWpFM9MMYb0RB3snOOYB0eoyFrkkxe/mYzcFBgBsNF6r5P4RBJv7CFs/CrE9PX4RziWojEPqwbjXi4xWZVNiCzjTIICQDdD7kBJ5GnLef+jQzE2zm25GuNFeAoLlOsid40qmQkcaqLiCQYhm7CJBqZrwEsOB+hM2yY4q1iy875UJuujADPeG8y/ygaYJV/Ibxp0t+FWaHFmjNeJ X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(83380400001)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(6666004)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: LtOksg+49enKIFkFoqFEn+JmEL3Evz+v7/7gAfv15+hpHgqzQOHWBdqcHD+tDdBlVLn2O5ArxsCAx9rB6B77NLR5iJ0nWQJmV8Rywq4I1H743t7cLYvJ1TNn6DjARJVFozhixurpxr6s0vpG7Isf9e3NldZTFoMA+KxHer77pQEIqODco6StFrYsyJHT602AOUrIBlxNnyEl1NIak+Bdyhwt/KKxrNxoXI9bDijSi/gQ56/sJXYrQ8v4ksuHDhqu/bimwm14MnC62zEvaZmulU7RbsfxdVg3P+DfLRtvO2iFku6CIfLC3Y+lJ2QFLo8BAgHNVSSW7BW/bytWCjf5idRmtUhRcvuvE3fXTfjgzURAfDIrs0uicr2TaJeuxazf772WrFz+yQHzDyjojNP+qxFxf+Cf3UKTWlWtGMoSj7kig5UTwJWrC8B2Oc6yoroIqJ86jEZKpY8g1iVVWW/VZMtpohkKxnhPVxKkZHKa6F44mta1imkny6cpTUeSnpzOZ9R26aP65o9C7I+FeQe3ilPycX2SwkDXEs6LL6xGVww2EVg6VEj3e0T+rbdEfaZlA3TKtNMxQhGdUMhKg3H/h+Agnw8tF3p93tyJRDrWyzKgEeJzZh1RrpVIfR/GqN1rInrrkieFVavo93R8UEtRSrBSBUhxldfVNEFCrS4HknsMoUQefyQBwhrxZ8PWWkmiqDyuB0cWiggN7CDUsZB3jPYXy1TYuVAsYgYjrkbzO+bf9mdVh2N5vHV3zrKiQED3r31Zb2Eue3ytiSBAcYwrgDdoK4q3jg2YgsU+uNATrf8SoXwlugxeHCeYONBxXjGV7NklVjdlIfzZDKkt7pK6ybnFgMoBUjKTpD9YE5MztaiUWmobJ81553jW6SZ2ZZe9oyDUFiCvE05o3Ox+NH3NO7/tS7orlbuU2JHU82rIEKL7d+z6YN0CjUbRlZVVw87vhvh/T8LSKaom9I3PNqhu2rubuHtbmpkuUqVkDunyHDzK0kku8aJT705lo7CuA5dUUqEg2SJANInM42BL+CH2pOMMiwgnnrbSb7jiavc8kMrOlWp9gib69mqWWGc93Mld3+vi8S9CQnMfArgsYZpL3VP7jsFQl/aF8sY5lCYuXy3lXEKgxnYJf8nWhR56N0NyCGIJQDSlaZABsg8y2Ir5+kjD7oMYkpbJ024rrZ0+1MngzOu/xGN6EfVLjnMglcoZ0FxcRabA+Pd5n6qQwdaShOBG2lLnQj5H84WNOGqKrEToYU3HyWBuL7UwxRguN7aCYmKNose7Jv6xEWAuh2bdEWqurRt2abvRMTzc01ZgJZ0riPlwihO0TjjfTYDa3pu2 X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: e733058d-1b92-4474-89d7-08d96e0486b7 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:37.2090 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: eYGOyX9V7tFuWik+xlvdPsmRot1vG2zkdhCJvex6sfcWD7g48OClowooRQbgKcPT2MC2vh2vEl9cJMGDUeAF0Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The AIA specification defines IMSIC interface CSRs for easy access to the per-HART IMSIC registers without using indirect xiselect and xireg CSRs. This patch implements the AIA IMSIC interface CSRs. Signed-off-by: Anup Patel --- target/riscv/csr.c | 199 +++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 199 insertions(+) diff --git a/target/riscv/csr.c b/target/riscv/csr.c index 71e88e5b41..31e0a62f91 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -836,6 +836,16 @@ static int aia_xlate_vs_csrno(CPURISCVState *env, int csrno) return CSR_VSISELECT; case CSR_SIREG: return CSR_VSIREG; + case CSR_SSETEIPNUM: + return CSR_VSSETEIPNUM; + case CSR_SCLREIPNUM: + return CSR_VSCLREIPNUM; + case CSR_SSETEIENUM: + return CSR_VSSETEIENUM; + case CSR_SCLREIENUM: + return CSR_VSCLREIENUM; + case CSR_STOPEI: + return CSR_VSTOPEI; default: return csrno; }; @@ -987,6 +997,174 @@ done: return RISCV_EXCP_NONE; } +static int rmw_xsetclreinum(CPURISCVState *env, int csrno, target_ulong *val, + target_ulong new_val, target_ulong wr_mask) +{ + int ret = -EINVAL; + bool set, pend, virt; + target_ulong priv, isel, vgein, nval, wmask; + + /* Translate CSR number for VS-mode */ + csrno = aia_xlate_vs_csrno(env, csrno); + + /* Decode register details from CSR number */ + virt = set = pend = false; + switch (csrno) { + case CSR_MSETEIPNUM: + priv = PRV_M; + set = true; + break; + case CSR_MCLREIPNUM: + priv = PRV_M; + pend = true; + break; + case CSR_MSETEIENUM: + priv = PRV_M; + set = true; + break; + case CSR_MCLREIENUM: + priv = PRV_M; + break; + case CSR_SSETEIPNUM: + priv = PRV_S; + set = true; + pend = true; + break; + case CSR_SCLREIPNUM: + priv = PRV_S; + pend = true; + break; + case CSR_SSETEIENUM: + priv = PRV_S; + set = true; + break; + case CSR_SCLREIENUM: + priv = PRV_S; + break; + case CSR_VSSETEIPNUM: + priv = PRV_S; + virt = true; + set = true; + pend = true; + break; + case CSR_VSCLREIPNUM: + priv = PRV_S; + virt = true; + pend = true; + break; + case CSR_VSSETEIENUM: + priv = PRV_S; + virt = true; + set = true; + break; + case CSR_VSCLREIENUM: + priv = PRV_S; + virt = true; + break; + default: + goto done; + }; + + /* IMSIC CSRs only available when machine implements IMSIC. */ + if (!env->aia_ireg_rmw_fn[priv]) { + goto done; + } + + /* Find the selected guest interrupt file */ + vgein = (virt) ? get_field(env->hstatus, HSTATUS_VGEIN) : 0; + + /* Selected guest interrupt file should be valid */ + if (virt && (!vgein || env->geilen < vgein)) { + goto done; + } + + /* Set/Clear CSRs always read zero */ + if (val) { + *val = 0; + } + + if (wr_mask) { + /* Get interrupt number */ + new_val &= wr_mask; + + /* Find target interrupt pending/enable register */ + isel = (new_val / TARGET_LONG_BITS); + isel *= (TARGET_LONG_BITS / IMSIC_EIPx_BITS); + isel += (pend) ? ISELECT_IMSIC_EIP0 : ISELECT_IMSIC_EIE0; + + /* Find the interrupt bit to be set/clear */ + wmask = ((target_ulong)1) << (new_val % TARGET_LONG_BITS); + nval = (set) ? wmask : 0; + + /* Call machine specific IMSIC register emulation */ + ret = env->aia_ireg_rmw_fn[priv](env->aia_ireg_rmw_fn_arg[priv], + AIA_MAKE_IREG(isel, priv, virt, vgein), + NULL, nval, wmask); + } else { + ret = 0; + } + +done: + if (ret) { + return (riscv_cpu_virt_enabled(env) && virt) ? + RISCV_EXCP_VIRT_INSTRUCTION_FAULT : RISCV_EXCP_ILLEGAL_INST; + } + return RISCV_EXCP_NONE; +} + +static int rmw_xtopei(CPURISCVState *env, int csrno, target_ulong *val, + target_ulong new_val, target_ulong wr_mask) +{ + bool virt; + int ret = -EINVAL; + target_ulong priv, vgein; + + /* Translate CSR number for VS-mode */ + csrno = aia_xlate_vs_csrno(env, csrno); + + /* Decode register details from CSR number */ + virt = false; + switch (csrno) { + case CSR_MTOPEI: + priv = PRV_M; + break; + case CSR_STOPEI: + priv = PRV_S; + break; + case CSR_VSTOPEI: + priv = PRV_S; + virt = true; + break; + default: + goto done; + }; + + /* IMSIC CSRs only available when machine implements IMSIC. */ + if (!env->aia_ireg_rmw_fn[priv]) { + goto done; + } + + /* Find the selected guest interrupt file */ + vgein = (virt) ? get_field(env->hstatus, HSTATUS_VGEIN) : 0; + + /* Selected guest interrupt file should be valid */ + if (virt && (!vgein || env->geilen < vgein)) { + goto done; + } + + /* Call machine specific IMSIC register emulation for TOPEI */ + ret = env->aia_ireg_rmw_fn[priv](env->aia_ireg_rmw_fn_arg[priv], + AIA_MAKE_IREG(ISELECT_IMSIC_TOPEI, priv, virt, vgein), + val, new_val, wr_mask); + +done: + if (ret) { + return (riscv_cpu_virt_enabled(env) && virt) ? + RISCV_EXCP_VIRT_INSTRUCTION_FAULT : RISCV_EXCP_ILLEGAL_INST; + } + return RISCV_EXCP_NONE; +} + static RISCVException read_mtvec(CPURISCVState *env, int csrno, target_ulong *val) { @@ -2376,6 +2554,13 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { /* Machine-Level Interrupts (AIA) */ [CSR_MTOPI] = { "mtopi", aia_any, read_mtopi }, + /* Machine-Level IMSIC Interface (AIA) */ + [CSR_MSETEIPNUM] = { "mseteipnum", aia_any, NULL, NULL, rmw_xsetclreinum }, + [CSR_MCLREIPNUM] = { "mclreipnum", aia_any, NULL, NULL, rmw_xsetclreinum }, + [CSR_MSETEIENUM] = { "mseteienum", aia_any, NULL, NULL, rmw_xsetclreinum }, + [CSR_MCLREIENUM] = { "mclreienum", aia_any, NULL, NULL, rmw_xsetclreinum }, + [CSR_MTOPEI] = { "mtopei", aia_any, NULL, NULL, rmw_xtopei }, + /* Virtual Interrupts for Supervisor Level (AIA) */ [CSR_MVIEN] = { "mvien", aia_any, read_zero, write_ignore }, [CSR_MVIP] = { "mvip", aia_any, read_zero, write_ignore }, @@ -2410,6 +2595,13 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { /* Supervisor-Level Interrupts (AIA) */ [CSR_STOPI] = { "stopi", aia_smode, read_stopi }, + /* Supervisor-Level IMSIC Interface (AIA) */ + [CSR_SSETEIPNUM] = { "sseteipnum", aia_smode, NULL, NULL, rmw_xsetclreinum }, + [CSR_SCLREIPNUM] = { "sclreipnum", aia_smode, NULL, NULL, rmw_xsetclreinum }, + [CSR_SSETEIENUM] = { "sseteienum", aia_smode, NULL, NULL, rmw_xsetclreinum }, + [CSR_SCLREIENUM] = { "sclreienum", aia_smode, NULL, NULL, rmw_xsetclreinum }, + [CSR_STOPEI] = { "stopei", aia_smode, NULL, NULL, rmw_xtopei }, + /* Supervisor-Level High-Half CSRs (AIA) */ [CSR_SIEH] = { "sieh", aia_smode32, NULL, NULL, rmw_sieh }, [CSR_SIPH] = { "siph", aia_smode32, NULL, NULL, rmw_siph }, @@ -2455,6 +2647,13 @@ riscv_csr_operations csr_ops[CSR_TABLE_SIZE] = { /* VS-Level Interrupts (H-extension with AIA) */ [CSR_VSTOPI] = { "vstopi", aia_hmode, read_vstopi }, + /* VS-Level IMSIC Interface (H-extension with AIA) */ + [CSR_VSSETEIPNUM] = { "vsseteipnum", aia_hmode, NULL, NULL, rmw_xsetclreinum }, + [CSR_VSCLREIPNUM] = { "vsclreipnum", aia_hmode, NULL, NULL, rmw_xsetclreinum }, + [CSR_VSSETEIENUM] = { "vsseteienum", aia_hmode, NULL, NULL, rmw_xsetclreinum }, + [CSR_VSCLREIENUM] = { "vsclreienum", aia_hmode, NULL, NULL, rmw_xsetclreinum }, + [CSR_VSTOPEI] = { "vstopei", aia_hmode, NULL, NULL, rmw_xtopei }, + /* Hypervisor and VS-Level High-Half CSRs (H-extension with AIA) */ [CSR_HIDELEGH] = { "hidelegh", aia_hmode32, NULL, NULL, rmw_hidelegh }, [CSR_HVIENH] = { "hvienh", aia_hmode32, read_zero, write_ignore }, From patchwork Thu Sep 2 11:25:14 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523672 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=I7bGusXL; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=YTK/Gcwg; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fcH4sjTz9sVw for ; Thu, 2 Sep 2021 21:59:43 +1000 (AEST) Received: from localhost ([::1]:57458 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlNd-0008SS-Gb for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:59:41 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47676) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrm-0001tc-Bt; Thu, 02 Sep 2021 07:26:46 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26536) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrk-00033X-Iu; Thu, 02 Sep 2021 07:26:46 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630582004; x=1662118004; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=v9qHvephH8xqMR/1erKMihJPIud6kqpWxFYa3Br0/+U=; b=I7bGusXLtkVW6z3j/kZX5md10Wtk+OMUDx5m51g+LHsrNWuXUvaXH+gh 2iG5fH82P4o4PIfmF85nUH/9LAbOlM5CGijp/ImxAE7LIZApi/yXTwnqE JOaFKND7x+vKrDxNoDlTA4UCD1kVK9m9SxuPjvauCLivaU8QLmCHVXT3C Ey5YwouFEMWgrgPcdp2X7BRFcBqswt/DSk+4mW6xNEWfdBFLz1Wqj620f FGE7bGJEIg9fQW72EnpaU5njKND5BC8Azla1tq/kdXcqmTS0tk4hKDOGT Uv/sbvn7eVF3kUGbpXL868hR9L7y9jdMFeEET2QRmnw577koNpx2opjSe A==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644640" Received: from mail-bn8nam11lp2173.outbound.protection.outlook.com (HELO NAM11-BN8-obe.outbound.protection.outlook.com) ([104.47.58.173]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:41 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=a5MkoyFoqYljoC9NCQ5oY5jnm/IIvKuL+v0qkGGW8BuavjYVn4UW/Mclv1qrmDygy9DTBEpGyhfB8LDKey599Apq51coaqJ7YTzGWnyRB4v0DSfBRPLEw1Rm1xA/mXA/WJjhB2j14U7xOeaXdi3qJ2QVaqjljrwcVx0u9Fy7+2C6ijqH8l96gAGqGOaQ8E+WtxQwUhyPKlS2hFjYCWGZcQbd2tHoZJ2Q2NeUIsPxpR4tBKthyyonqO1dYV2AtJC2wJDhdzBi6EM6BEMpxdcpvcoLzKZ4GDBfNsAC5KvpduqiuJ1+easGVCZUpKWymOWwZ7BiLCOWsIekBReRm9bUzA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=87vuRUto0FiuAEwk14X6AJ5cr8MHQ+gTWb6RO+VnoCI=; b=MH8tJuiKmcfz5ZbYEqFbt2yykned54sbZ2G/9zpk/+Z8iWpzyS07YzzWJWa/BdzfNlOzYVBt+T6+9PW55M8ta0uGWtnds31bgDcq5kbxywN2P3avD6xjZchEvixns85J8m1WBkA5okwDCaIy3HpaLqNfBHucAgUDDfVOhaLOx1PIP+6P4IdnmiP4mjI9RXvZ/msoIFIWw7bgycdfduggVZWfiXDopOLPEjzKpOOw21G8WHfxNS5fgx6BgRvinGKxPilTJm34LJir0yCqjsU61O9zirr0ttkrCI3RAru/YUi430HxfImtk4YdNSihB8a9nrPwILYrYrJyEYt24q9V2g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=87vuRUto0FiuAEwk14X6AJ5cr8MHQ+gTWb6RO+VnoCI=; b=YTK/GcwgiKJLxU18l8uUFZckvGRl1cUZ7olnkfXTDLnVu3ZOq/Np9SoPlHpSfsOCvFvdPWfumpp6l+ultqyFtXE75q+R7kwmvszojgg1LCrTciphoLHTC38c8FQWZQ6+mSrVlNEeG4XFpsrAjABKpDCklBze1Khw5J91F08+PnA= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:40 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:40 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 16/22] hw/riscv: virt: Use AIA INTC compatible string when available Date: Thu, 2 Sep 2021 16:55:14 +0530 Message-Id: <20210902112520.475901-17-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:37 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 94479e70-2b6c-4a90-9b45-08d96e0488da X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:454; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 0YITpCEhaxPa7eZQn1f6Sby6fTYlKooMT0muC1GqsFJ/JFacEdU3yWkYWfYWlldOcwe5YAafCdarUZZ2rP9/6qoO48p4paJ5qk757nb/klpH9UdwZwRfR0S5AKlRkTzZIifJBbZSmZKox8CZoU+aU0xdd1OVSj2b9yA5+ULJgb3LuM5mTjfAJzb5meHH/T+PHMyqbd2cPbxdmZDaoriQcKnU17j4t2CSliwvNjKMie5AZbbEOq6kq+Z+PdY4lFARHi1nighP9CgyL+iyYldX9eiz10ijf8o1RZO/y7mbycAenezKg7c6xPXgsetGKRlCN45IYFHmpTHTuUfaH3CgDaGzYQ0IV3NvGkrsx6QMd0/E3/Pc4xn8svsONcXEQCoe/M3PDDcnb5nKcvrvbJo74rU+6MzJlEqb36UVsaX8mSmn7529Xm0zJMC0NnIorG1KCYCIQf/AzO422kRbtAek63DgWHhEtAp+nrsEorjqId9CcxUpnBU5gh1M7gqfUrFzgovDPuDY5r7GRlLidSmmFlc6eoV+tlFGob2AeqmRUanKjMEN66aFrnrYDizgALD6rU6Sygub3YGqVT6k/+mrvURVAugJuk5A5d7zRoMr1trRcIvS4aUO4c/u1Hgl3i2xbY6nAZz0PR7HnLMh7UShaYeMfX0BjSKFSzPBSjxXrfF/pYD2/a0d/IFXU+VqsGiX X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(83380400001)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(6666004)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 94BZ8QJiayeeTDIobXvTjo6ZYIe15VT3Rd9VrvlJkheKiKceNBW4HzhHfXA43TdMksmAwjexX//GgiFH9gB1HgpUkZP2ZHdlAfEaprqZlwKaiotfArh7znfU6lsM7Ij7zbQBEgmTlUuFVcmmK4Lgofvm9KEfwVkZhiCttIkWE7O6LFdy0YKh+xXrmfkaaU2XFgdJnXBZG68OvJWLjapAnc+HTBQHAfCjsr99Sj1HKpnYYc07G27xRgATEL1ApqKdyOHdnTITzkwhXlTv16ZWT5ZCDPYqU9aAShILaKofU17AN0gz/hpI+zXeqbfvpk7kexrZeJQqv2tqqL/MsMiEbP3J8l6StBgv0DMKFMY1zF/rJLOryk1FZIbBpRkGdVyiPchzZODUUXDztJeIJNrb2WwKCVNaa+uz3Uz8DrW0NyneYdJejlkTuLq+BnL5ljxnAuP6Qyt7jcICtHMljw6F1DGno6IQZDNhEFLOwKNiKzAOpJRQif8wlY3Ep7fiGpl290vVjAGjGB+oeCWd8wa1RF3gzJQUXGjjaFqsln8VhuRxLBxxJ/a7BF3IPP/k/F16rn5duKlYPC5P/q1T2y2scsT0Ja+M5wWYbvolJ3fH0UOZ+1j2MTjAaqADblrWHQDs2FG+ocMffy/USbOMDlgCxLhW5ivpngCFnMQETJFdGmIsAU7ClMgIwZ6BnF7Qh7Xo2WMqJ8D98ppgNO0s9OFwPAx94aAVWNwoKBKKOSu3JX1Nv0SSkHXMpywZNwPH7sOSU6kjG4rvqFx3AXLJy52x9dS2TqkPCcdPSInE1ePVc409CZKvdYLILvPOPjgHFxzolNCQ27D+vx7AlDzpWmg797DoVUyY9ZG+84u6pzKKwU3GTG7PwDT88K0ZDBRnY84C9iWHtJCEc0h0h1GVdEz0VjMm2DadyEpJ88bd6P23faT2DwBrs1NL71/uhBBe+JLycJQsDfhw3OteXFmAFByJpEtMVX9hPBTaVrDQwhPz1CoZnH3m1JS0Gr2cE03WrD4ro0Hr47yqa8afQIVUqaHVwCKBis0IvPbem2vwyssj84I6WYO44zEYfGF/RRv3M6pOh5Zoh9PjCBiDqZyPgfz959Z/X8I9d6MVn57wDME4LpAvCCDN9mjsTMCer1P9vjt/J9dPfKM4W1RAr+LDDzyc6XmDISdvUbeidLjMwEwLGIPycRmTjJybQgDnGTRm1HHrSS68L7cqrd6AHCKqWNivk+vjIP9T2wv2NLnbpX94scFj/sloVm+/MoCO49PRdH0um38eXtl1rn59emd7pfJnBDtxM05F/oJAd0f2OK6h3xKsuPjXFY5ekBq7wgEV3WHu X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 94479e70-2b6c-4a90-9b45-08d96e0488da X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:40.8242 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 2XO/5d8/qDo4PG8EQN6eMnSb2/DU/0WG/VoXG4oteIRSsb3A5wjyW5NJetAnbyH0NzoHbYLTO0qh7WzA/xyqRw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" We should use the AIA INTC compatible string in the CPU INTC DT nodes when the CPUs support AIA feature. This will allow Linux INTC driver to use AIA local interrupt CSRs. Signed-off-by: Anup Patel Reviewed-by: Alistair Francis --- hw/riscv/virt.c | 13 +++++++++++-- 1 file changed, 11 insertions(+), 2 deletions(-) diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c index ec0cb69b8c..f43304beca 100644 --- a/hw/riscv/virt.c +++ b/hw/riscv/virt.c @@ -211,8 +211,17 @@ static void create_fdt_socket_cpus(RISCVVirtState *s, int socket, qemu_fdt_add_subnode(mc->fdt, intc_name); qemu_fdt_setprop_cell(mc->fdt, intc_name, "phandle", intc_phandles[cpu]); - qemu_fdt_setprop_string(mc->fdt, intc_name, "compatible", - "riscv,cpu-intc"); + if (riscv_feature(&s->soc[socket].harts[cpu].env, + RISCV_FEATURE_AIA)) { + static const char * const compat[2] = { + "riscv,cpu-intc-aia", "riscv,cpu-intc" + }; + qemu_fdt_setprop_string_array(mc->fdt, name, "compatible", + (char **)&compat, ARRAY_SIZE(compat)); + } else { + qemu_fdt_setprop_string(mc->fdt, intc_name, "compatible", + "riscv,cpu-intc"); + } qemu_fdt_setprop(mc->fdt, intc_name, "interrupt-controller", NULL, 0); qemu_fdt_setprop_cell(mc->fdt, intc_name, "#interrupt-cells", 1); From patchwork Thu Sep 2 11:25:15 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523677 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=I4VA5AwO; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=zOl7pbYj; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fgz3bpCz9sVw for ; Thu, 2 Sep 2021 22:02:55 +1000 (AEST) Received: from localhost ([::1]:34992 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlQj-0004KC-79 for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 08:02:53 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47716) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrt-0002F5-Iv; Thu, 02 Sep 2021 07:26:53 -0400 Received: from esa6.hgst.iphmx.com ([216.71.154.45]:33004) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrm-00034J-CI; Thu, 02 Sep 2021 07:26:53 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630582007; x=1662118007; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=57v6PbswiVHkJJUhET7nxkAv9tWLT+UP0mP+ReMDEwM=; b=I4VA5AwOm6zHwkpLNchbJJfQ6xI478BzNIjumoZOGp30VkuU8id0K9VT hwHPCUFlDbN6L79W9MEZ3vrYyK4ib8gZ0GbhuIIiMid/YOjpEkES+o0jW dJ6QCObKN3nYveeXEtQy1apVPdfkl2BAQhEoYmO92AEYAEHJjlGZr5icQ VOMujSrhTvzo4FI1BTbkXS8Xe0IOoWSsvkmueJ7Rl9wiZVsaN0oKd8km7 hOKlMT/dEkIzJ0/F0OUHkz2HQqZCwTzZX7MSQSeHMTI8/Plgzj3Iqc/RZ 5oF4E049h4tgm5ZcuX87EQVON/2JeEVoUC1pGAXD+sCd+V8xzLU92J5BH w==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="179581941" Received: from mail-mw2nam10lp2107.outbound.protection.outlook.com (HELO NAM10-MW2-obe.outbound.protection.outlook.com) ([104.47.55.107]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:45 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=iRLLAs6bP802M7ShAEh0yuSfC0x5Jekj0sRew/JSMhuCJ8DwQb4AsyTX7jcC6LOjI9Ne16jMVr4MHOrCefqiffFUKmLLxefas9xhUEbLL1SFBsDPe0Pso3ZZJs6y0TFYO0nH54Mtf2O8H7Ppdv/QlNobtrG+IyfgqGzAnkXIyUNW4DMvlWHLjlMiGTqLL+5X+bGqmv2zlQ2AptPNwqCIwl4qi6i0o4pYstBmO95GE9Bh908uCQaA7DEZyY1qmj0IQdZpXipt972YrJPd13p6lXP8qD8x0Miitqt+0/N2asQH++D5XRKQXR3/Cjm/HoZg3nPE6JDVCln5j2/yAWZ08Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=Urty9Wc63/MjAtC8oiJFNSuqz2vpjdYBAEqHDFGohXk=; b=jReH9hZEQ5rHXDpAIDllv2cjrrjirtXM/XvawIirkrU7ylHGHMVdTM40JY7HozGzO1vli84IGanq67zUxM1kutCejLAVGlSsIMqGOIiTGiPWkCE19UBYYMshPm2ms02EJ4cWYq7igcn2MM3MmBzC+G7CwE+2n1hpA7EU+Th+7DovUXo20PZrGp30XP1GBCDTY0WobNuHGK7kWX5qXU9969g0nL8UBdNDiZixpB7D9kfq2G9lXYTa8SfyccJ4/zNEpWT8mO7iKjHsP7f6A1cttn7G0GAe1wi7wJ7D38PviZr40i25Qtd1YHtXp6xEulE+a7OJ6brq8giqgtG53VVYaA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Urty9Wc63/MjAtC8oiJFNSuqz2vpjdYBAEqHDFGohXk=; b=zOl7pbYjGmaQTlymBFrPpDq4LrJfocEV5mSiB+VSwkbRaymrfwOaTZxUG1ol9JsIhnq+DbNgR8kLVfoKjytEUm8D3DP/9wSkLTCneZbReKeMvTTL7cK7tlDzR1Rass7KucSaON3Q6cdiEDPFb+E9vEdP1efmClT89Sj/k/GsMI8= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7841.namprd04.prod.outlook.com (2603:10b6:5:358::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19; Thu, 2 Sep 2021 11:26:43 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:43 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 17/22] target/riscv: Allow users to force enable AIA CSRs in HART Date: Thu, 2 Sep 2021 16:55:15 +0530 Message-Id: <20210902112520.475901-18-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:41 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 82835e77-2fbe-49b8-31dd-08d96e048ab0 X-MS-TrafficTypeDiagnostic: CO6PR04MB7841: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:2043; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: tBSsaAm1rPqhf2UpWbp3kvTodbAKFNFLbIx71JsEWKjcEx3Xh6jol5GTv1oIbeS8OMaOAS8lkh9m0eEAHBxIOuNCufSj7xb0HALaXf9Fz2uLxqoRDdfV7CpGFJdRVU6wWAm7AqB+jFGaRIWB0i8HPxGFRY6/bJUyjCNlYFLX1IVuFG6KKrYGpB0vgM0T4drjL71JtN1r/BgYP0LXybNI9cJsr9P7FdNWkO9ueXp3i5LGSKL7aXSLnhs2mU81jUV0v6t8v3dwYAVgEQfhRt85tKwr5nitGhRN7qiZ/6hScdsbYFgDsEiyQYL8HIt5a8QkC+JVvsfJr6YWj5Z2GhBWoci1JwTvornXyY/BEoWI5STUFsh/d6bHFzoiHx54B946UC4bvYhu7m7Eqsfd4tS3jLarVvnDK0sqG0zPuVhU9PYhsCE+yXWD/gmzpwpqkAtbeH8KtS0uaEA8X8d7xrwKpSvuctU7xpxhVcSFi2ALUcoV6ctJn4L7akwcBJMkybWTS2DqfM5q1+cFUeTsBG+biNrghAGCL+AglTgLJydueTmiSuPRxFb/KyMvIqLBUldC7vhWDLouPiE2I/x9s2aCFaHeiBTQmSDwjdYoILBmv7Qk+Vzh3qau4MX1lfTHd9Rr/xOlFY4Z6iWI4IvhSTyjI9jgoeYzAu05dq6koQgYshOICu8t8iRj6bundqB1Z0Qd X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(39860400002)(346002)(396003)(366004)(376002)(136003)(38100700002)(52116002)(110136005)(44832011)(4326008)(38350700002)(8936002)(8676002)(2616005)(6666004)(66946007)(5660300002)(36756003)(54906003)(316002)(66556008)(8886007)(66476007)(1076003)(2906002)(7696005)(55016002)(478600001)(26005)(186003)(956004)(86362001); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: QIYj8FhNyyuVThgVQCgbgGe9j97alFWilGZoIcccjQClYdzGu4C5PmAAD5PHpmRBGXtyBOaAw+dnPnNoWKjLeyxx3N4Ht0LvXRSs/5rC+jkmHnlUN83nWctYyQPmkRcxbSyi6mkUcTvKxjfZcEo28AAgW/Wgv4n4cGbgrHQo49Q+Sp7rNL9d1F3iv8Q7dj2bBlrItOvVrC0NO6/M/Ewcu12sxAXgga9aNT0s/0tnvm34LRgajjk7+AusImqJ9LuTKh+aRQ3N+FH+iw8GrncUAO29EqNSmBHGVborh+LcMT+DjBb7OnNfvmqzrCkq29hr6F6rDi8jJjDTgfTd8i501UYUajjpVP9eFFVJ9sm9nLqsQ7zSsI+j7qOD51XRRE/e3BZN6mjNi+UGt+Oh4NPlT2YZLq9TPBKaU5tXl3yfg8O2pOLe1rMKg6lsPw0TvYyK9Al1h6XQCUruPgNTilXBF9TWvA6Xz9gM28bKaSn/0JLEHSh2QsDvZRFK8WquUqqO76eNs0//DCg+B90smVCMRyKpc5ZHBP/b0c//S8y9A54sKHTLPLCCaYjBZMLczQxRieKqGTJZ4e72oFgUy9aBym6LvGQ98RVffk8zw6r4YLRDW48hVxEJ6bpwcdDZ/nqYsgN2PxoNQgDQ4zy70Jf0HQIN+MHfrhgxXjeAUxdkkwLQxQ170I1+1peIwrLtkq0l8kH2VhJHXZNb5I+L99ThkFpTuYf9B+0cTj6HPrWV8yXu22gyr/nLjXYa1EVDw6ygQyQUNHfSpcWpgIuXRXWik8IQIcWugmCEGT8hviX3X8QLIqYHzlLhicizf/oqWA6HeyWhKIpaSphRo3opl/eF7TMZBeZ+0ngabqS392sblOQ2D32zKhgpUW3Rqze/vN0PgJf18a+5nSuhdsVLn7gviNi2mcx2H2MmiYoK0lb6bn1aOWKNo8jCZ4Ab6lg+MwHzSBdgLGM6NgmIekxlsbVbdY7lDFM64F0v4BRtAnWHgF+HBzibQ4IshwIerqmuPjX0aTcd6lmA08trOdrAchyFyg9DnTIXeDfI6UdkQWOZ868qwDuQLAoCZx2ZSjKMoRpVr8q9UTUk2S1vOgXjGRVNroO19K88EUA+pnoWWSHghluyzPRQhsQ9sTzl6ZDmDEDL0j6dCJJ0iUETGrHEEN8Kob5944pn8op5ZPU9I5wPUBoB8Nhp2Gwe3ZukltjZ6JHF2EEMkB4AVpYZGZbFR1tIv7RJYedn/UzhiLenznsEYkMm5CRCKyJp3b/oudVTVdvS5tqqMZzXZm1LQRdGnMMKX9bFC828CDWitJN6/mHl0tYD/LYdxCTq/4VgGD/UFmwC X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 82835e77-2fbe-49b8-31dd-08d96e048ab0 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:43.8111 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 9os4xs6oKT6XZ8OkYr3emXwPf4rCSv67I3mI0/Dcbx20G7aHgPx8+3v4D6DspgyP6/hipCNwiSF6ASAj4gKqRw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7841 Received-SPF: pass client-ip=216.71.154.45; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa6.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" We add "x-aia" command-line option for RISC-V HART using which allows users to force enable CPU AIA CSRs without changing the interrupt controller available in RISC-V machine. Signed-off-by: Anup Patel Reviewed-by: Alistair Francis --- target/riscv/cpu.c | 5 +++++ target/riscv/cpu.h | 1 + 2 files changed, 6 insertions(+) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index e0f4ae4224..9723d54eaf 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -452,6 +452,10 @@ static void riscv_cpu_realize(DeviceState *dev, Error **errp) } } + if (cpu->cfg.aia) { + riscv_set_feature(env, RISCV_FEATURE_AIA); + } + set_resetvec(env, cpu->cfg.resetvec); /* If only XLEN is set for misa, then set misa from properties */ @@ -672,6 +676,7 @@ static Property riscv_cpu_properties[] = { DEFINE_PROP_BOOL("mmu", RISCVCPU, cfg.mmu, true), DEFINE_PROP_BOOL("pmp", RISCVCPU, cfg.pmp, true), DEFINE_PROP_BOOL("x-epmp", RISCVCPU, cfg.epmp, false), + DEFINE_PROP_BOOL("x-aia", RISCVCPU, cfg.aia, false), DEFINE_PROP_UINT64("resetvec", RISCVCPU, cfg.resetvec, DEFAULT_RSTVEC), DEFINE_PROP_END_OF_LIST(), diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 16a4596433..cab9e90153 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -337,6 +337,7 @@ struct RISCVCPU { bool mmu; bool pmp; bool epmp; + bool aia; uint64_t resetvec; } cfg; }; From patchwork Thu Sep 2 11:25:16 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523683 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=Q0/tNhle; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=FBoGXZGH; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fnd6w3Bz9sVw for ; Thu, 2 Sep 2021 22:07:49 +1000 (AEST) Received: from localhost ([::1]:46880 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlVT-0004PN-Mr for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 08:07:47 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47740) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrx-0002Pk-D2; Thu, 02 Sep 2021 07:26:57 -0400 Received: from esa6.hgst.iphmx.com ([216.71.154.45]:33021) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrt-000360-4v; Thu, 02 Sep 2021 07:26:57 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630582014; x=1662118014; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=yEkW2zv7DCyN6KjzOENoJz96ss+KDBypX4XIM2oz+Kk=; b=Q0/tNhle+msExLFIFovK+5MaaAoiVaSnuxAiJAjtVHl4aHNJf2MaxF7b 6gpApiWPOkussQPT4fPUOcE5BDxOvxQ8vmuaDowCBBP+4KODCBc6PaSpZ AzdA62KfFAddzm5aWpU+3d9mFxIEYYU+QP0eRIk0nsCa+bzb0viD3Ka7o 5HbB8Dbs3oxlaKzAxHFwAvLSY6wjJrd88+d882AOI4RQKejUewnD/sM4G QxI6T+ywntm3ZigqLol76ICa31j95/Ot4Fw5WJU/MvShcBkT4rys8vvta jbSgCxk5ebcelG5/iefx5WSgk4W3ZVZKYiV7D1zE/LLxrXTYdAR9HdUzw w==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="179581943" Received: from mail-dm6nam08lp2044.outbound.protection.outlook.com (HELO NAM04-DM6-obe.outbound.protection.outlook.com) ([104.47.73.44]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:51 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=DMpP/WAHrjO3LktVWPnHcs/e1T4cfzxtPmXS2SkNdUIMRvx+bYdk/MvpPsxf00u4jPsWh3DYQ/6JX255WCjHT3LBfnsbUgu4S17Pv7caY9Xt2KyDgchv3bwlsvjsUCrTJhmwd7UuxCNl301ooHubicnV6AfC1u3eYmslG72lXFaNmgh+9Dky38HmRaFD1EOqYzJUufmWaOWuKwdb9V5dstvi3gz1TIKycjIvStbfTW20YJujdFp9CiaJ+C9qTgi2HfqvjRSHD1Xd+dzUNdogMmWJueY+v4xDqDFhYgCc6QHuLb2uXLmJUXCtjOxiN1xRSxx2XfQ5DhTnWKpnAr7x2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=wVcqZMYLFi18KWWO0k7tKE/hUuIIWCZVPGUhcUffAsY=; b=kkEeCPxWHdkgTf6/qkToyMfoadbJs3zKQbUGBvFJoddJrddTPUA7oYxPInthc8hnH0L9nBlRQBdYB0ggePB3PW+UzxxPQ3ECVL5BnEs4RKtg1xYw89pACH2p49w0Y8Gb5gUGtz5FxKP5o31UQlAY7lx69SmWoshgyBQPgCCSWPvtSiMFksFBXJ37i+7CbIavW0nLxl+Nm/C63LRgKLBk39W9LzFrRtcmnBpo+wS5zDQaVXPGzKj+aHmSNJg4aOWUN81+4RjCX5gcYJblkt1x5/E8hKH39X5RM/qSzgS1JGZso17mpY5Jl8m7S6s6Uv405v4rilBmOvmMjzRwplrWEA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wVcqZMYLFi18KWWO0k7tKE/hUuIIWCZVPGUhcUffAsY=; b=FBoGXZGH9QSrzc3kpZUZ4U4Y4+eLBbIdlF9zLrPMcq9auuayyJNOt6Et6zw8Q+o5DduiTM9zQrXJ+GhrTJQdpj5yRZes+U0MpF5FQoLXtiZi/vgoFMy0GSLdcQuykHiMVvWdVlBjj7v1tWRZ679QHmeAg9TrFVIqBh5GhY8nxvc= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7891.namprd04.prod.outlook.com (2603:10b6:5:35b::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.17; Thu, 2 Sep 2021 11:26:47 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:47 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 18/22] hw/intc: Add RISC-V AIA APLIC device emulation Date: Thu, 2 Sep 2021 16:55:16 +0530 Message-Id: <20210902112520.475901-19-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:44 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 5c814b6f-18a3-472c-10b5-08d96e048ca0 X-MS-TrafficTypeDiagnostic: CO6PR04MB7891: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:313; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: u0A6FHIiQby2CfRhcF51nhfgn2xr6urFRjD0Tw9uXr+pJWFyI4g21t0yCilIJ6As6Xu+gWISt7ymodClfCyznUEeWYZ5P9Diq7vxdEvbf39LGMVUoV1d4MIgmCtBn2oJ3A0IgO5gKkqj69HvxUgy4UzLTyhrxLg2nfL9T7lt7lDPh3CLmaEO7Ed3bFOzDDNJk53lhFg1bbqdKQICd5BaCnQGQVB3xxOL2X+MzZOn2eUZQTluLQICBYz2tJUuzSGttBPJXKrARG3hlQPKvLPGTIbewSwjRz4fNmNcR/Uj7LK91VuLERveomYLAtJresUip1oZuiO/rUHy6i14uJp1G84aaLE/xY5xrT1xm1TdSTxoOulYT3sgACOyc8cjJPL84zIIA5dZd+1Ccq+81yZaUG3BFxAzw/XwvbWT/tjD7B9wDbYSvm0PUvTwPxqVbiEZOHkqCCL3qt2E9/qeDKGa0R2760PSbvGOmgbEURf04al8OacUd+FVkjr+/LfdWSWl0ITdW0oSRK1TfTPravrTsMGBvU6AWgYvOUUF6txMMG4PtakV0X+HSmFtQqJWSB08wcW/K2+C6WJpeFM6zt5SaXE1FNBHUHduqOo4EvNDeaiavYzeYRar4vPQvGIqR2yhIGmoBlRVUGDyWkXU4HPh35q3ByYJZLoFyq1Agse3391ag2rLgzNC6WPPwEygiqqnzMOSEPalp8pqNXEWQ1g+YXrLtP3gY+lTqduph8UxIOKiMK5Jwb0vauxNrmNCPSbYz7lzWPHMf7QR8snYWTnkRCSI9fCRFPaq6mehQmq1whA= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(346002)(376002)(39860400002)(396003)(136003)(38350700002)(7696005)(83380400001)(5660300002)(52116002)(186003)(8886007)(38100700002)(6666004)(8676002)(8936002)(110136005)(316002)(36756003)(55016002)(54906003)(66946007)(66476007)(30864003)(66556008)(86362001)(4326008)(1076003)(44832011)(2616005)(478600001)(26005)(956004)(2906002)(2004002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: fAY3rRLaR+lthOdxZqYFraivWqq0Yn4QKDzOnhEwCoMQ8EXgMyhVQaJDaNO9amusWXQJvznQtPVl0M4TzPtIl2xpuzZ/UN5qxnwZ7cMRA5HHF2md4Gkd3uSdGB+ShlNaoYA3EU4ZrVwmzg8RQaLaD9+pa1Rh+URbV1jW4mFkPiT6bcKN28eyNqbsydlsHf9Ysv24xJjFHrTD2h8nkK7ecHIegDe5c7Hcp8UcGpL012WAKEC5O9rCCpg35J5DFXqeDOrz2pDt44PtkDIuqc30ZBBz8IUpuiucrB74Bak7iXTly8M5mAP94oglM1p6zg1luyRAU+UOFSPQXSph2T9xIvirzRCTO25U3EwMHHm/YJwCzFWdijnj/DeKwgqTshwX+mmEM2A8w1mnZeNmw/St+rxKooJpegg+TP5ct8pRw9D9uvfxdo7uXvAh4zm+awEacWH4Uh7JcKVYy8obekzldj4I0/2UXyvd6D7wn9YtKCMy42zJLkOIdTJXIMsvbcZOCaQpx3AYuyLL+kkqUkphw9hT3NN5zwU46tUtvhdsi0wwnCCvu0VXLNXOEBtRYq+fQF/bJV00FhqDBwbm/bZO6fktgTolXrbCB+XlG/HnkWiCD4dAlc9ZAJ1esXbtCnSMKUSccNuKo9MJEdRm13fWcVzGva7IF/YTeXti1AROhK/RJdN7GwBgllYrksKOBOs5dFwFVWHkGgNtfM1RFXNhG7EjWp6Wl0Vm1GlbI0+oJPU4U7rYR0CiKm86OOac1yq7Rd9ixbmfQlwX9RLZUb7goGq1Poetd7AG6Ojs9Hv5hWOSPFp8hFYezKMkZZZBazvqKbNvGF4h2nP0MWRW1FFCyfLU6mPzxCIjaFjUx3Osr5dUoqlsWsmU4z8yk5U6SsP+iBri6stOVEZRE1lMAOEes1ZDiGSy0XYo7DamtAPz2FwkJ6f6q45RA5yinmyAwS/l+x1JAuTwGYvwdBKB0KJV9CgcLTce67+FhPczTsx/lohwpIKUc7KSV60/SjP3vxyodCh7ev8uSuBq4vGmDNhJuvPMFPQrIdk+6isT8RZUwMc02okg+oATFdYeGJGo5bMXuY/KKgQ6IyT55SoJpdeuEE+bF5DX0crNX/1ly0CJ/D818dO5jaWY0CI6wH9QDTo6SV23k9dUNj4cLgBXYNtxvuVgvoczQmsV0O7VDEgeoibrtOtPTWew9e3EJ7WTIXioFZLefEZEJ2dJ43uSxiDd6Q+ZoOIhFf6z5wyQlDEMBjffk4mmw8aSGptnLvqXrqvoqgNsLHbFi0h98ZWMUDk++sDBTYqJurLYVsldpcoNmATNThrcAOZzyvSUUKKr3WVW X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 5c814b6f-18a3-472c-10b5-08d96e048ca0 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:46.9304 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 1hFsFc9RUgaSNxg3ib8iKVGaQz1FLPld0n3Z26xxCqN0AzO02zSZVWliqPNnnhTVfJg076j734DyhVdfXZaK8Q== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7891 Received-SPF: pass client-ip=216.71.154.45; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa6.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The RISC-V AIA (Advanced Interrupt Architecture) defines a new interrupt controller for wired interrupts called APLIC (Advanced Platform Level Interrupt Controller). The APLIC is capabable of forwarding wired interupts to RISC-V HARTs directly or as MSIs (Message Signaled Interupts). This patch adds device emulation for RISC-V AIA APLIC. Signed-off-by: Anup Patel --- hw/intc/Kconfig | 3 + hw/intc/meson.build | 1 + hw/intc/riscv_aplic.c | 970 ++++++++++++++++++++++++++++++++++ include/hw/intc/riscv_aplic.h | 73 +++ 4 files changed, 1047 insertions(+) create mode 100644 hw/intc/riscv_aplic.c create mode 100644 include/hw/intc/riscv_aplic.h diff --git a/hw/intc/Kconfig b/hw/intc/Kconfig index 78aed93c45..1592623233 100644 --- a/hw/intc/Kconfig +++ b/hw/intc/Kconfig @@ -65,6 +65,9 @@ config LOONGSON_LIOINTC config RISCV_ACLINT bool +config RISCV_APLIC + bool + config SIFIVE_PLIC bool diff --git a/hw/intc/meson.build b/hw/intc/meson.build index 9c9338a9e4..c68c1894bf 100644 --- a/hw/intc/meson.build +++ b/hw/intc/meson.build @@ -47,6 +47,7 @@ specific_ss.add(when: 'CONFIG_S390_FLIC', if_true: files('s390_flic.c')) specific_ss.add(when: 'CONFIG_S390_FLIC_KVM', if_true: files('s390_flic_kvm.c')) specific_ss.add(when: 'CONFIG_SH_INTC', if_true: files('sh_intc.c')) specific_ss.add(when: 'CONFIG_RISCV_ACLINT', if_true: files('riscv_aclint.c')) +specific_ss.add(when: 'CONFIG_RISCV_APLIC', if_true: files('riscv_aplic.c')) specific_ss.add(when: 'CONFIG_SIFIVE_PLIC', if_true: files('sifive_plic.c')) specific_ss.add(when: 'CONFIG_XICS', if_true: files('xics.c')) specific_ss.add(when: ['CONFIG_KVM', 'CONFIG_XICS'], diff --git a/hw/intc/riscv_aplic.c b/hw/intc/riscv_aplic.c new file mode 100644 index 0000000000..f4b8828dac --- /dev/null +++ b/hw/intc/riscv_aplic.c @@ -0,0 +1,970 @@ +/* + * RISC-V APLIC (Advanced Platform Level Interrupt Controller) + * + * Copyright (c) 2021 Western Digital Corporation or its affiliates. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see . + */ + +#include "qemu/osdep.h" +#include "qapi/error.h" +#include "qemu/log.h" +#include "qemu/module.h" +#include "qemu/error-report.h" +#include "qemu/bswap.h" +#include "exec/address-spaces.h" +#include "hw/sysbus.h" +#include "hw/pci/msi.h" +#include "hw/boards.h" +#include "hw/qdev-properties.h" +#include "hw/intc/riscv_aplic.h" +#include "hw/irq.h" +#include "target/riscv/cpu.h" +#include "sysemu/sysemu.h" +#include "migration/vmstate.h" + +#define APLIC_MAX_IDC (1UL << 14) +#define APLIC_MAX_SOURCE 1024 +#define APLIC_MIN_IPRIO_BITS 1 +#define APLIC_MAX_IPRIO_BITS 8 +#define APLIC_MAX_CHILDREN 1024 + +#define APLIC_DOMAINCFG 0x0000 +#define APLIC_DOMAINCFG_IE (1 << 8) +#define APLIC_DOMAINCFG_DM (1 << 2) +#define APLIC_DOMAINCFG_BE (1 << 0) + +#define APLIC_SOURCECFG_BASE 0x0004 +#define APLIC_SOURCECFG_D (1 << 10) +#define APLIC_SOURCECFG_CHILDIDX_MASK 0x000003ff +#define APLIC_SOURCECFG_SM_MASK 0x00000007 +#define APLIC_SOURCECFG_SM_INACTIVE 0x0 +#define APLIC_SOURCECFG_SM_DETACH 0x1 +#define APLIC_SOURCECFG_SM_EDGE_RISE 0x4 +#define APLIC_SOURCECFG_SM_EDGE_FALL 0x5 +#define APLIC_SOURCECFG_SM_LEVEL_HIGH 0x6 +#define APLIC_SOURCECFG_SM_LEVEL_LOW 0x7 + +#define APLIC_MMSICFGADDR 0x1bc0 +#define APLIC_MMSICFGADDRH 0x1bc4 +#define APLIC_SMSICFGADDR 0x1bc8 +#define APLIC_SMSICFGADDRH 0x1bcc + +#define APLIC_xMSICFGADDRH_L (1UL << 31) +#define APLIC_xMSICFGADDRH_HHXS_MASK 0x1f +#define APLIC_xMSICFGADDRH_HHXS_SHIFT 24 +#define APLIC_xMSICFGADDRH_LHXS_MASK 0x7 +#define APLIC_xMSICFGADDRH_LHXS_SHIFT 20 +#define APLIC_xMSICFGADDRH_HHXW_MASK 0x7 +#define APLIC_xMSICFGADDRH_HHXW_SHIFT 16 +#define APLIC_xMSICFGADDRH_LHXW_MASK 0xf +#define APLIC_xMSICFGADDRH_LHXW_SHIFT 12 +#define APLIC_xMSICFGADDRH_BAPPN_MASK 0xfff + +#define APLIC_xMSICFGADDR_PPN_SHIFT 12 + +#define APLIC_xMSICFGADDR_PPN_HART(__lhxs) \ + ((1UL << (__lhxs)) - 1) + +#define APLIC_xMSICFGADDR_PPN_LHX_MASK(__lhxw) \ + ((1UL << (__lhxw)) - 1) +#define APLIC_xMSICFGADDR_PPN_LHX_SHIFT(__lhxs) \ + ((__lhxs)) +#define APLIC_xMSICFGADDR_PPN_LHX(__lhxw, __lhxs) \ + (APLIC_xMSICFGADDR_PPN_LHX_MASK(__lhxw) << \ + APLIC_xMSICFGADDR_PPN_LHX_SHIFT(__lhxs)) + +#define APLIC_xMSICFGADDR_PPN_HHX_MASK(__hhxw) \ + ((1UL << (__hhxw)) - 1) +#define APLIC_xMSICFGADDR_PPN_HHX_SHIFT(__hhxs) \ + ((__hhxs) + APLIC_xMSICFGADDR_PPN_SHIFT) +#define APLIC_xMSICFGADDR_PPN_HHX(__hhxw, __hhxs) \ + (APLIC_xMSICFGADDR_PPN_HHX_MASK(__hhxw) << \ + APLIC_xMSICFGADDR_PPN_HHX_SHIFT(__hhxs)) + +#define APLIC_xMSICFGADDRH_VALID_MASK \ + (APLIC_xMSICFGADDRH_L | \ + (APLIC_xMSICFGADDRH_HHXS_MASK << APLIC_xMSICFGADDRH_HHXS_SHIFT) | \ + (APLIC_xMSICFGADDRH_LHXS_MASK << APLIC_xMSICFGADDRH_LHXS_SHIFT) | \ + (APLIC_xMSICFGADDRH_HHXW_MASK << APLIC_xMSICFGADDRH_HHXW_SHIFT) | \ + (APLIC_xMSICFGADDRH_LHXW_MASK << APLIC_xMSICFGADDRH_LHXW_SHIFT) | \ + APLIC_xMSICFGADDRH_BAPPN_MASK) + +#define APLIC_SETIP_BASE 0x1c00 +#define APLIC_SETIPNUM 0x1cdc + +#define APLIC_CLRIP_BASE 0x1d00 +#define APLIC_CLRIPNUM 0x1ddc + +#define APLIC_SETIE_BASE 0x1e00 +#define APLIC_SETIENUM 0x1edc + +#define APLIC_CLRIE_BASE 0x1f00 +#define APLIC_CLRIENUM 0x1fdc + +#define APLIC_SETIPNUM_LE 0x2000 +#define APLIC_SETIPNUM_BE 0x2004 + +#define APLIC_ISTATE_PENDING (1U << 0) +#define APLIC_ISTATE_ENABLED (1U << 1) +#define APLIC_ISTATE_ENPEND (APLIC_ISTATE_ENABLED | \ + APLIC_ISTATE_PENDING) +#define APLIC_ISTATE_INPUT (1U << 8) + +#define APLIC_GENMSI 0x3000 + +#define APLIC_TARGET_BASE 0x3004 +#define APLIC_TARGET_HART_IDX_SHIFT 18 +#define APLIC_TARGET_HART_IDX_MASK 0x3fff +#define APLIC_TARGET_GUEST_IDX_SHIFT 12 +#define APLIC_TARGET_GUEST_IDX_MASK 0x3f +#define APLIC_TARGET_IPRIO_MASK 0xff +#define APLIC_TARGET_EIID_MASK 0x7ff + +#define APLIC_IDC_BASE 0x4000 +#define APLIC_IDC_SIZE 32 + +#define APLIC_IDC_IDELIVERY 0x00 + +#define APLIC_IDC_IFORCE 0x04 + +#define APLIC_IDC_ITHRESHOLD 0x08 + +#define APLIC_IDC_TOPI 0x18 +#define APLIC_IDC_TOPI_ID_SHIFT 16 +#define APLIC_IDC_TOPI_ID_MASK 0x3ff +#define APLIC_IDC_TOPI_PRIO_MASK 0xff + +#define APLIC_IDC_CLAIMI 0x1c + +static uint32_t riscv_aplic_read_input_word(RISCVAPLICState *aplic, + uint32_t word) +{ + uint32_t i, irq, ret = 0; + + for (i = 0; i < 32; i++) { + irq = word * 32 + i; + if (!irq || aplic->num_irqs <= irq) { + continue; + } + + ret |= ((aplic->state[irq] & APLIC_ISTATE_INPUT) ? 1 : 0) << i; + } + + return ret; +} + +static uint32_t riscv_aplic_read_pending_word(RISCVAPLICState *aplic, + uint32_t word) +{ + uint32_t i, irq, ret = 0; + + for (i = 0; i < 32; i++) { + irq = word * 32 + i; + if (!irq || aplic->num_irqs <= irq) { + continue; + } + + ret |= ((aplic->state[irq] & APLIC_ISTATE_PENDING) ? 1 : 0) << i; + } + + return ret; +} + +static void riscv_aplic_set_pending_raw(RISCVAPLICState *aplic, + uint32_t irq, bool pending) +{ + if (pending) { + aplic->state[irq] |= APLIC_ISTATE_PENDING; + } else { + aplic->state[irq] &= ~APLIC_ISTATE_PENDING; + } +} + +static void riscv_aplic_set_pending(RISCVAPLICState *aplic, + uint32_t irq, bool pending) +{ + uint32_t sourcecfg, sm; + + if ((irq <= 0) || (aplic->num_irqs <= irq)) { + return; + } + + sourcecfg = aplic->sourcecfg[irq]; + if (sourcecfg & APLIC_SOURCECFG_D) { + return; + } + + sm = sourcecfg & APLIC_SOURCECFG_SM_MASK; + if ((sm == APLIC_SOURCECFG_SM_INACTIVE) || + (!aplic->msimode && ((sm == APLIC_SOURCECFG_SM_LEVEL_HIGH) || + (sm == APLIC_SOURCECFG_SM_LEVEL_LOW)))) { + return; + } + + riscv_aplic_set_pending_raw(aplic, irq, pending); +} + +static void riscv_aplic_set_pending_word(RISCVAPLICState *aplic, + uint32_t word, uint32_t value, + bool pending) +{ + uint32_t i, irq; + + for (i = 0; i < 32; i++) { + irq = word * 32 + i; + if (!irq || aplic->num_irqs <= irq) { + continue; + } + + if (value & (1U << i)) { + riscv_aplic_set_pending(aplic, irq, pending); + } + } +} + +static uint32_t riscv_aplic_read_enabled_word(RISCVAPLICState *aplic, + int word) +{ + uint32_t i, irq, ret = 0; + + for (i = 0; i < 32; i++) { + irq = word * 32 + i; + if (!irq || aplic->num_irqs <= irq) { + continue; + } + + ret |= ((aplic->state[irq] & APLIC_ISTATE_ENABLED) ? 1 : 0) << i; + } + + return ret; +} + +static void riscv_aplic_set_enabled_raw(RISCVAPLICState *aplic, + uint32_t irq, bool enabled) +{ + if (enabled) { + aplic->state[irq] |= APLIC_ISTATE_ENABLED; + } else { + aplic->state[irq] &= ~APLIC_ISTATE_ENABLED; + } +} + +static void riscv_aplic_set_enabled(RISCVAPLICState *aplic, + uint32_t irq, bool enabled) +{ + uint32_t sourcecfg, sm; + + if ((irq <= 0) || (aplic->num_irqs <= irq)) { + return; + } + + sourcecfg = aplic->sourcecfg[irq]; + if (sourcecfg & APLIC_SOURCECFG_D) { + return; + } + + sm = sourcecfg & APLIC_SOURCECFG_SM_MASK; + if (sm == APLIC_SOURCECFG_SM_INACTIVE) { + return; + } + + riscv_aplic_set_enabled_raw(aplic, irq, enabled); +} + +static void riscv_aplic_set_enabled_word(RISCVAPLICState *aplic, + uint32_t word, uint32_t value, + bool enabled) +{ + uint32_t i, irq; + + for (i = 0; i < 32; i++) { + irq = word * 32 + i; + if (!irq || aplic->num_irqs <= irq) { + continue; + } + + if (value & (1U << i)) { + riscv_aplic_set_enabled(aplic, irq, enabled); + } + } +} + +static void riscv_aplic_msi_send(RISCVAPLICState *aplic, + uint32_t hart_idx, uint32_t guest_idx, + uint32_t eiid) +{ + uint64_t addr; + MemTxResult result; + RISCVAPLICState *aplic_m; + uint32_t lhxs, lhxw, hhxs, hhxw, group_idx, msicfgaddr, msicfgaddrH; + + aplic_m = aplic; + while (aplic_m && !aplic_m->mmode) { + aplic_m = aplic_m->parent; + } + if (!aplic_m) { + qemu_log_mask(LOG_GUEST_ERROR, "%s: m-level APLIC not found\n", + __func__); + return; + } + + if (aplic->mmode) { + msicfgaddr = aplic_m->mmsicfgaddr; + msicfgaddrH = aplic_m->mmsicfgaddrH; + } else { + msicfgaddr = aplic_m->smsicfgaddr; + msicfgaddrH = aplic_m->smsicfgaddrH; + } + + lhxs = (msicfgaddrH >> APLIC_xMSICFGADDRH_LHXS_SHIFT) & + APLIC_xMSICFGADDRH_LHXS_MASK; + lhxw = (msicfgaddrH >> APLIC_xMSICFGADDRH_LHXW_SHIFT) & + APLIC_xMSICFGADDRH_LHXW_MASK; + hhxs = (msicfgaddrH >> APLIC_xMSICFGADDRH_HHXS_SHIFT) & + APLIC_xMSICFGADDRH_HHXS_MASK; + hhxw = (msicfgaddrH >> APLIC_xMSICFGADDRH_HHXW_SHIFT) & + APLIC_xMSICFGADDRH_HHXW_MASK; + + group_idx = hart_idx >> lhxw; + hart_idx &= APLIC_xMSICFGADDR_PPN_LHX_MASK(lhxw); + + addr = msicfgaddr; + addr |= ((uint64_t)(msicfgaddrH & APLIC_xMSICFGADDRH_BAPPN_MASK)) << 32; + addr |= ((uint64_t)(group_idx & APLIC_xMSICFGADDR_PPN_HHX_MASK(hhxw))) << + APLIC_xMSICFGADDR_PPN_HHX_SHIFT(hhxs); + addr |= ((uint64_t)(hart_idx & APLIC_xMSICFGADDR_PPN_LHX_MASK(lhxw))) << + APLIC_xMSICFGADDR_PPN_LHX_SHIFT(lhxs); + addr |= (uint64_t)(guest_idx & APLIC_xMSICFGADDR_PPN_HART(lhxs)); + addr <<= APLIC_xMSICFGADDR_PPN_SHIFT; + + address_space_stl_le(&address_space_memory, addr, + eiid, MEMTXATTRS_UNSPECIFIED, &result); + if (result != MEMTX_OK) { + qemu_log_mask(LOG_GUEST_ERROR, "%s: MSI write failed for " + "hart_index=%d guest_index=%d eiid=%d\n", + __func__, hart_idx, guest_idx, eiid); + } +} + +static void riscv_aplic_msi_irq_update(RISCVAPLICState *aplic, uint32_t irq) +{ + uint32_t hart_idx, guest_idx, eiid; + + if (!aplic->msimode || (aplic->num_irqs <= irq) || + !(aplic->domaincfg & APLIC_DOMAINCFG_IE)) { + return; + } + + if ((aplic->state[irq] & APLIC_ISTATE_ENPEND) != APLIC_ISTATE_ENPEND) { + return; + } + + riscv_aplic_set_pending_raw(aplic, irq, false); + + hart_idx = aplic->target[irq] >> APLIC_TARGET_HART_IDX_SHIFT; + hart_idx &= APLIC_TARGET_HART_IDX_MASK; + if (aplic->mmode) { + /* M-level APLIC ignores guest_index */ + guest_idx = 0; + } else { + guest_idx = aplic->target[irq] >> APLIC_TARGET_GUEST_IDX_SHIFT; + guest_idx &= APLIC_TARGET_GUEST_IDX_MASK; + } + eiid = aplic->target[irq] & APLIC_TARGET_EIID_MASK; + riscv_aplic_msi_send(aplic, hart_idx, guest_idx, eiid); +} + +static uint32_t riscv_aplic_idc_topi(RISCVAPLICState *aplic, uint32_t idc) +{ + uint32_t best_irq, best_iprio; + uint32_t irq, iprio, ihartidx, ithres; + + if (aplic->num_harts <= idc) { + return 0; + } + + ithres = aplic->ithreshold[idc]; + if (!ithres) { + return 0; + } + + best_irq = best_iprio = UINT32_MAX; + for (irq = 1; irq < aplic->num_irqs; irq++) { + if ((aplic->state[irq] & APLIC_ISTATE_ENPEND) != + APLIC_ISTATE_ENPEND) { + continue; + } + + ihartidx = aplic->target[irq] >> APLIC_TARGET_HART_IDX_SHIFT; + ihartidx &= APLIC_TARGET_HART_IDX_MASK; + if (ihartidx != idc) { + continue; + } + + iprio = aplic->target[irq] & aplic->iprio_mask; + if (iprio >= ithres) { + continue; + } + + if (iprio < best_iprio) { + best_irq = irq; + best_iprio = iprio; + } + } + + if (best_irq < aplic->num_irqs && best_iprio <= aplic->iprio_mask) { + return (best_irq << APLIC_IDC_TOPI_ID_SHIFT) | best_iprio; + } + + return 0; +} + +static void riscv_aplic_idc_update(RISCVAPLICState *aplic, uint32_t idc) +{ + uint32_t topi; + + if (aplic->msimode || aplic->num_harts <= idc) { + return; + } + + topi = riscv_aplic_idc_topi(aplic, idc); + if ((aplic->domaincfg & APLIC_DOMAINCFG_IE) && + aplic->idelivery[idc] && + (aplic->iforce[idc] || topi)) { + qemu_irq_raise(aplic->external_irqs[idc]); + } else { + qemu_irq_lower(aplic->external_irqs[idc]); + } +} + +static uint32_t riscv_aplic_idc_claimi(RISCVAPLICState *aplic, uint32_t idc) +{ + uint32_t irq, state, sm, topi = riscv_aplic_idc_topi(aplic, idc); + + if (!topi) { + aplic->iforce[idc] = 0; + return 0; + } + + irq = (topi >> APLIC_IDC_TOPI_ID_SHIFT) & APLIC_IDC_TOPI_ID_MASK; + sm = aplic->sourcecfg[irq] & APLIC_SOURCECFG_SM_MASK; + state = aplic->state[irq]; + riscv_aplic_set_pending_raw(aplic, irq, false); + if ((sm == APLIC_SOURCECFG_SM_LEVEL_HIGH) && + (state & APLIC_ISTATE_INPUT)) { + riscv_aplic_set_pending_raw(aplic, irq, true); + } else if ((sm == APLIC_SOURCECFG_SM_LEVEL_LOW) && + !(state & APLIC_ISTATE_INPUT)) { + riscv_aplic_set_pending_raw(aplic, irq, true); + } + riscv_aplic_idc_update(aplic, idc); + + return topi; +} + +static void riscv_aplic_request(void *opaque, int irq, int level) +{ + bool update = false; + RISCVAPLICState *aplic = opaque; + uint32_t sourcecfg, childidx, state, idc; + + assert((0 < irq) && (irq < aplic->num_irqs)); + + sourcecfg = aplic->sourcecfg[irq]; + if (sourcecfg & APLIC_SOURCECFG_D) { + childidx = sourcecfg & APLIC_SOURCECFG_CHILDIDX_MASK; + if (childidx < aplic->num_children) { + riscv_aplic_request(aplic->children[childidx], irq, level); + } + return; + } + + state = aplic->state[irq]; + switch (sourcecfg & APLIC_SOURCECFG_SM_MASK) { + case APLIC_SOURCECFG_SM_EDGE_RISE: + if ((level > 0) && !(state & APLIC_ISTATE_INPUT) && + !(state & APLIC_ISTATE_PENDING)) { + riscv_aplic_set_pending_raw(aplic, irq, true); + update = true; + } + break; + case APLIC_SOURCECFG_SM_EDGE_FALL: + if ((level <= 0) && (state & APLIC_ISTATE_INPUT) && + !(state & APLIC_ISTATE_PENDING)) { + riscv_aplic_set_pending_raw(aplic, irq, true); + update = true; + } + break; + case APLIC_SOURCECFG_SM_LEVEL_HIGH: + if ((level > 0) && !(state & APLIC_ISTATE_PENDING)) { + riscv_aplic_set_pending_raw(aplic, irq, true); + update = true; + } + break; + case APLIC_SOURCECFG_SM_LEVEL_LOW: + if ((level <= 0) && !(state & APLIC_ISTATE_PENDING)) { + riscv_aplic_set_pending_raw(aplic, irq, true); + update = true; + } + break; + default: + break; + } + + if (level <= 0) { + aplic->state[irq] &= ~APLIC_ISTATE_INPUT; + } else { + aplic->state[irq] |= APLIC_ISTATE_INPUT; + } + + if (update) { + if (aplic->msimode) { + riscv_aplic_msi_irq_update(aplic, irq); + } else { + idc = aplic->target[irq] >> APLIC_TARGET_HART_IDX_SHIFT; + idc &= APLIC_TARGET_HART_IDX_MASK; + riscv_aplic_idc_update(aplic, idc); + } + } +} + +static uint64_t riscv_aplic_read(void *opaque, hwaddr addr, unsigned size) +{ + uint32_t irq, word, idc; + RISCVAPLICState *aplic = opaque; + + /* Reads must be 4 byte words */ + if ((addr & 0x3) != 0) { + goto err; + } + + if (addr == APLIC_DOMAINCFG) { + return aplic->domaincfg | (aplic->msimode ? APLIC_DOMAINCFG_DM : 0); + } else if ((APLIC_SOURCECFG_BASE <= addr) && + (addr < (APLIC_SOURCECFG_BASE + (aplic->num_irqs - 1) * 4))) { + irq = ((addr - APLIC_SOURCECFG_BASE) >> 2) + 1; + return aplic->sourcecfg[irq]; + } else if (aplic->mmode && aplic->msimode && + (addr == APLIC_MMSICFGADDR)) { + return aplic->mmsicfgaddr; + } else if (aplic->mmode && aplic->msimode && + (addr == APLIC_MMSICFGADDRH)) { + return aplic->mmsicfgaddrH; + } else if (aplic->mmode && aplic->msimode && + (addr == APLIC_SMSICFGADDR)) { + /* Registers SMSICFGADDR and SMSICFGADDRH are implemented only if: + * (a) the interrupt domain is at machine level + * (b) the domain???s harts implement supervisor mode + * (c) the domain has one or more child supervisor-level domains + * that support MSI delivery mode (domaincfg.DM is not read- + * only zero in at least one of the supervisor-level child + * domains). + */ + return (aplic->num_children) ? aplic->smsicfgaddr : 0; + } else if (aplic->mmode && aplic->msimode && + (addr == APLIC_SMSICFGADDRH)) { + return (aplic->num_children) ? aplic->smsicfgaddrH : 0; + } else if ((APLIC_SETIP_BASE <= addr) && + (addr < (APLIC_SETIP_BASE + aplic->bitfield_words * 4))) { + word = (addr - APLIC_SETIP_BASE) >> 2; + return riscv_aplic_read_pending_word(aplic, word); + } else if (addr == APLIC_SETIPNUM) { + return 0; + } else if ((APLIC_CLRIP_BASE <= addr) && + (addr < (APLIC_CLRIP_BASE + aplic->bitfield_words * 4))) { + word = (addr - APLIC_CLRIP_BASE) >> 2; + return riscv_aplic_read_input_word(aplic, word); + } else if (addr == APLIC_CLRIPNUM) { + return 0; + } else if ((APLIC_SETIE_BASE <= addr) && + (addr < (APLIC_SETIE_BASE + aplic->bitfield_words * 4))) { + word = (addr - APLIC_SETIE_BASE) >> 2; + return riscv_aplic_read_enabled_word(aplic, word); + } else if (addr == APLIC_SETIENUM) { + return 0; + } else if ((APLIC_CLRIE_BASE <= addr) && + (addr < (APLIC_CLRIE_BASE + aplic->bitfield_words * 4))) { + return 0; + } else if (addr == APLIC_CLRIENUM) { + return 0; + } else if (addr == APLIC_SETIPNUM_LE) { + return 0; + } else if (addr == APLIC_SETIPNUM_BE) { + return 0; + } else if (addr == APLIC_GENMSI) { + return (aplic->msimode) ? aplic->genmsi : 0; + } else if ((APLIC_TARGET_BASE <= addr) && + (addr < (APLIC_TARGET_BASE + (aplic->num_irqs - 1) * 4))) { + irq = ((addr - APLIC_TARGET_BASE) >> 2) + 1; + return aplic->target[irq]; + } else if (!aplic->msimode && (APLIC_IDC_BASE <= addr) && + (addr < (APLIC_IDC_BASE + aplic->num_harts * APLIC_IDC_SIZE))) { + idc = (addr - APLIC_IDC_BASE) / APLIC_IDC_SIZE; + switch (addr - (APLIC_IDC_BASE + idc * APLIC_IDC_SIZE)) { + case APLIC_IDC_IDELIVERY: + return aplic->idelivery[idc]; + case APLIC_IDC_IFORCE: + return aplic->iforce[idc]; + case APLIC_IDC_ITHRESHOLD: + return aplic->ithreshold[idc]; + case APLIC_IDC_TOPI: + return riscv_aplic_idc_topi(aplic, idc); + case APLIC_IDC_CLAIMI: + return riscv_aplic_idc_claimi(aplic, idc); + default: + goto err; + }; + } + +err: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Invalid register read 0x%" HWADDR_PRIx "\n", + __func__, addr); + return 0; +} + +static void riscv_aplic_write(void *opaque, hwaddr addr, uint64_t value, + unsigned size) +{ + RISCVAPLICState *aplic = opaque; + uint32_t irq, word, idc = UINT32_MAX; + + /* Writes must be 4 byte words */ + if ((addr & 0x3) != 0) { + goto err; + } + + if (addr == APLIC_DOMAINCFG) { + /* Only IE bit writeable at the moment */ + value &= APLIC_DOMAINCFG_IE; + aplic->domaincfg = value; + } else if ((APLIC_SOURCECFG_BASE <= addr) && + (addr < (APLIC_SOURCECFG_BASE + (aplic->num_irqs - 1) * 4))) { + irq = ((addr - APLIC_SOURCECFG_BASE) >> 2) + 1; + if (!aplic->num_children && (value & APLIC_SOURCECFG_D)) { + value = 0; + } + if (value & APLIC_SOURCECFG_D) { + value &= (APLIC_SOURCECFG_D | APLIC_SOURCECFG_CHILDIDX_MASK); + } else { + value &= (APLIC_SOURCECFG_D | APLIC_SOURCECFG_SM_MASK); + } + aplic->sourcecfg[irq] = value; + if ((aplic->sourcecfg[irq] & APLIC_SOURCECFG_D) || + (aplic->sourcecfg[irq] == 0)) { + riscv_aplic_set_pending_raw(aplic, irq, false); + riscv_aplic_set_enabled_raw(aplic, irq, false); + } + } else if (aplic->mmode && aplic->msimode && + (addr == APLIC_MMSICFGADDR)) { + if (!(aplic->mmsicfgaddrH & APLIC_xMSICFGADDRH_L)) { + aplic->mmsicfgaddr = value; + } + } else if (aplic->mmode && aplic->msimode && + (addr == APLIC_MMSICFGADDRH)) { + if (!(aplic->mmsicfgaddrH & APLIC_xMSICFGADDRH_L)) { + aplic->mmsicfgaddrH = value & APLIC_xMSICFGADDRH_VALID_MASK; + } + } else if (aplic->mmode && aplic->msimode && + (addr == APLIC_SMSICFGADDR)) { + /* Registers SMSICFGADDR and SMSICFGADDRH are implemented only if: + * (a) the interrupt domain is at machine level + * (b) the domain???s harts implement supervisor mode + * (c) the domain has one or more child supervisor-level domains + * that support MSI delivery mode (domaincfg.DM is not read- + * only zero in at least one of the supervisor-level child + * domains). + */ + if (aplic->num_children && + !(aplic->smsicfgaddrH & APLIC_xMSICFGADDRH_L)) { + aplic->smsicfgaddr = value; + } + } else if (aplic->mmode && aplic->msimode && + (addr == APLIC_SMSICFGADDRH)) { + if (aplic->num_children && + !(aplic->smsicfgaddrH & APLIC_xMSICFGADDRH_L)) { + aplic->smsicfgaddrH = value & APLIC_xMSICFGADDRH_VALID_MASK; + } + } else if ((APLIC_SETIP_BASE <= addr) && + (addr < (APLIC_SETIP_BASE + aplic->bitfield_words * 4))) { + word = (addr - APLIC_SETIP_BASE) >> 2; + riscv_aplic_set_pending_word(aplic, word, value, true); + } else if (addr == APLIC_SETIPNUM) { + riscv_aplic_set_pending(aplic, value, true); + } else if ((APLIC_CLRIP_BASE <= addr) && + (addr < (APLIC_CLRIP_BASE + aplic->bitfield_words * 4))) { + word = (addr - APLIC_CLRIP_BASE) >> 2; + riscv_aplic_set_pending_word(aplic, word, value, false); + } else if (addr == APLIC_CLRIPNUM) { + riscv_aplic_set_pending(aplic, value, false); + } else if ((APLIC_SETIE_BASE <= addr) && + (addr < (APLIC_SETIE_BASE + aplic->bitfield_words * 4))) { + word = (addr - APLIC_SETIE_BASE) >> 2; + riscv_aplic_set_enabled_word(aplic, word, value, true); + } else if (addr == APLIC_SETIENUM) { + riscv_aplic_set_enabled(aplic, value, true); + } else if ((APLIC_CLRIE_BASE <= addr) && + (addr < (APLIC_CLRIE_BASE + aplic->bitfield_words * 4))) { + word = (addr - APLIC_CLRIE_BASE) >> 2; + riscv_aplic_set_enabled_word(aplic, word, value, false); + } else if (addr == APLIC_CLRIENUM) { + riscv_aplic_set_enabled(aplic, value, false); + } else if (addr == APLIC_SETIPNUM_LE) { + riscv_aplic_set_pending(aplic, value, true); + } else if (addr == APLIC_SETIPNUM_BE) { + riscv_aplic_set_pending(aplic, bswap32(value), true); + } else if (addr == APLIC_GENMSI) { + if (aplic->msimode) { + aplic->genmsi = value & ~(APLIC_TARGET_GUEST_IDX_MASK << + APLIC_TARGET_GUEST_IDX_SHIFT); + riscv_aplic_msi_send(aplic, + value >> APLIC_TARGET_HART_IDX_SHIFT, + 0, + value & APLIC_TARGET_EIID_MASK); + } + } else if ((APLIC_TARGET_BASE <= addr) && + (addr < (APLIC_TARGET_BASE + (aplic->num_irqs - 1) * 4))) { + irq = ((addr - APLIC_TARGET_BASE) >> 2) + 1; + if (aplic->msimode) { + aplic->target[irq] = value; + } else { + aplic->target[irq] = (value & ~APLIC_TARGET_IPRIO_MASK) | + (value & aplic->iprio_mask); + } + } else if (!aplic->msimode && (APLIC_IDC_BASE <= addr) && + (addr < (APLIC_IDC_BASE + aplic->num_harts * APLIC_IDC_SIZE))) { + idc = (addr - APLIC_IDC_BASE) / APLIC_IDC_SIZE; + switch (addr - (APLIC_IDC_BASE + idc * APLIC_IDC_SIZE)) { + case APLIC_IDC_IDELIVERY: + aplic->idelivery[idc] = value & 0x1; + break; + case APLIC_IDC_IFORCE: + aplic->iforce[idc] = value & 0x1; + break; + case APLIC_IDC_ITHRESHOLD: + aplic->ithreshold[idc] = value & aplic->iprio_mask; + break; + default: + goto err; + }; + } else { + goto err; + } + + if (aplic->msimode) { + for (irq = 1; irq < aplic->num_irqs; irq++) { + riscv_aplic_msi_irq_update(aplic, irq); + } + } else { + if (idc == UINT32_MAX) { + for (idc = 0; idc < aplic->num_harts; idc++) { + riscv_aplic_idc_update(aplic, idc); + } + } else { + riscv_aplic_idc_update(aplic, idc); + } + } + + return; + +err: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Invalid register write 0x%" HWADDR_PRIx "\n", + __func__, addr); +} + +static const MemoryRegionOps riscv_aplic_ops = { + .read = riscv_aplic_read, + .write = riscv_aplic_write, + .endianness = DEVICE_LITTLE_ENDIAN, + .valid = { + .min_access_size = 4, + .max_access_size = 4 + } +}; + +static void riscv_aplic_realize(DeviceState *dev, Error **errp) +{ + uint32_t i; + RISCVAPLICState *aplic = RISCV_APLIC(dev); + + aplic->bitfield_words = (aplic->num_irqs + 31) >> 5; + aplic->sourcecfg = g_new0(uint32_t, aplic->num_irqs); + aplic->state = g_new(uint32_t, aplic->num_irqs); + aplic->target = g_new0(uint32_t, aplic->num_irqs); + aplic->idelivery = g_new0(uint32_t, aplic->num_harts); + aplic->iforce = g_new0(uint32_t, aplic->num_harts); + aplic->ithreshold = g_new0(uint32_t, aplic->num_harts); + + memory_region_init_io(&aplic->mmio, OBJECT(dev), &riscv_aplic_ops, aplic, + TYPE_RISCV_APLIC, aplic->aperture_size); + sysbus_init_mmio(SYS_BUS_DEVICE(dev), &aplic->mmio); + + /* Only root APLICs have hardware IRQ lines. All non-root APLICs + * have IRQ lines delegated by their parent APLIC. + */ + if (!aplic->parent) { + qdev_init_gpio_in(dev, riscv_aplic_request, aplic->num_irqs); + } + + /* Create output IRQ lines for non-MSI mode */ + if (!aplic->msimode) { + aplic->external_irqs = g_malloc(sizeof(qemu_irq) * aplic->num_harts); + qdev_init_gpio_out(dev, aplic->external_irqs, aplic->num_harts); + + /* Claim the CPU interrupt to be triggered by this APLIC */ + for (i = 0; i < aplic->num_harts; i++) { + RISCVCPU *cpu = RISCV_CPU(qemu_get_cpu(aplic->hartid_base + i)); + if (riscv_cpu_claim_interrupts(cpu, + (aplic->mmode) ? MIP_MEIP : MIP_SEIP) < 0) { + error_report("%s already claimed", + (aplic->mmode) ? "MEIP" : "SEIP"); + exit(1); + } + } + } + + msi_nonbroken = true; +} + +static Property riscv_aplic_properties[] = { + DEFINE_PROP_UINT32("aperture-size", RISCVAPLICState, aperture_size, 0), + DEFINE_PROP_UINT32("hartid-base", RISCVAPLICState, hartid_base, 0), + DEFINE_PROP_UINT32("num-harts", RISCVAPLICState, num_harts, 0), + DEFINE_PROP_UINT32("iprio-mask", RISCVAPLICState, iprio_mask, 0), + DEFINE_PROP_UINT32("num-irqs", RISCVAPLICState, num_irqs, 0), + DEFINE_PROP_BOOL("msimode", RISCVAPLICState, msimode, 0), + DEFINE_PROP_BOOL("mmode", RISCVAPLICState, mmode, 0), + DEFINE_PROP_END_OF_LIST(), +}; + +static const VMStateDescription vmstate_riscv_aplic = { + .name = "riscv_aplic", + .version_id = 1, + .minimum_version_id = 1, + .fields = (VMStateField[]) { + VMSTATE_UINT32(domaincfg, RISCVAPLICState), + VMSTATE_UINT32(mmsicfgaddr, RISCVAPLICState), + VMSTATE_UINT32(mmsicfgaddrH, RISCVAPLICState), + VMSTATE_UINT32(smsicfgaddr, RISCVAPLICState), + VMSTATE_UINT32(smsicfgaddrH, RISCVAPLICState), + VMSTATE_UINT32(genmsi, RISCVAPLICState), + VMSTATE_VARRAY_UINT32(sourcecfg, RISCVAPLICState, + num_irqs, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(state, RISCVAPLICState, + num_irqs, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(target, RISCVAPLICState, + num_irqs, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(idelivery, RISCVAPLICState, + num_harts, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(iforce, RISCVAPLICState, + num_harts, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(ithreshold, RISCVAPLICState, + num_harts, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_END_OF_LIST() + } +}; + +static void riscv_aplic_class_init(ObjectClass *klass, void *data) +{ + DeviceClass *dc = DEVICE_CLASS(klass); + + device_class_set_props(dc, riscv_aplic_properties); + dc->realize = riscv_aplic_realize; + dc->vmsd = &vmstate_riscv_aplic; +} + +static const TypeInfo riscv_aplic_info = { + .name = TYPE_RISCV_APLIC, + .parent = TYPE_SYS_BUS_DEVICE, + .instance_size = sizeof(RISCVAPLICState), + .class_init = riscv_aplic_class_init, +}; + +static void riscv_aplic_register_types(void) +{ + type_register_static(&riscv_aplic_info); +} + +type_init(riscv_aplic_register_types) + +/* + * Add a APLIC device to another APLIC device as child for + * interrupt delegation. + */ +void riscv_aplic_add_child(DeviceState *parent, DeviceState *child) +{ + RISCVAPLICState *caplic, *paplic; + + assert(parent && child); + caplic = RISCV_APLIC(child); + paplic = RISCV_APLIC(parent); + + assert(paplic->num_irqs == caplic->num_irqs); + assert(paplic->num_children <= QEMU_APLIC_MAX_CHILDREN); + + caplic->parent = paplic; + paplic->children[paplic->num_children] = caplic; + paplic->num_children++; +} + +/* + * Create APLIC device. + */ +DeviceState *riscv_aplic_create(hwaddr addr, hwaddr size, + uint32_t hartid_base, uint32_t num_harts, uint32_t num_sources, + uint32_t iprio_bits, bool msimode, bool mmode, DeviceState *parent) +{ + DeviceState *dev = qdev_new(TYPE_RISCV_APLIC); + uint32_t i; + + assert(num_harts < APLIC_MAX_IDC); + assert((APLIC_IDC_BASE + (num_harts * APLIC_IDC_SIZE)) <= size); + assert(num_sources < APLIC_MAX_SOURCE); + assert(APLIC_MIN_IPRIO_BITS <= iprio_bits); + assert(iprio_bits <= APLIC_MAX_IPRIO_BITS); + + qdev_prop_set_uint32(dev, "aperture-size", size); + qdev_prop_set_uint32(dev, "hartid-base", hartid_base); + qdev_prop_set_uint32(dev, "num-harts", num_harts); + qdev_prop_set_uint32(dev, "iprio-mask", ((1U << iprio_bits) - 1)); + qdev_prop_set_uint32(dev, "num-irqs", num_sources + 1); + qdev_prop_set_bit(dev, "msimode", msimode); + qdev_prop_set_bit(dev, "mmode", mmode); + + sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal); + sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, addr); + + if (parent) { + riscv_aplic_add_child(parent, dev); + } + + if (!msimode) { + for (i = 0; i < num_harts; i++) { + CPUState *cpu = qemu_get_cpu(hartid_base + i); + + qdev_connect_gpio_out_named(dev, NULL, i, + qdev_get_gpio_in(DEVICE(cpu), + (mmode) ? IRQ_M_EXT : IRQ_S_EXT)); + } + } + + return dev; +} diff --git a/include/hw/intc/riscv_aplic.h b/include/hw/intc/riscv_aplic.h new file mode 100644 index 0000000000..d96d7b38c1 --- /dev/null +++ b/include/hw/intc/riscv_aplic.h @@ -0,0 +1,73 @@ +/* + * RISC-V APLIC (Advanced Platform Level Interrupt Controller) interface + * + * Copyright (c) 2021 Western Digital Corporation or its affiliates. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see . + */ + +#ifndef HW_RISCV_APLIC_H +#define HW_RISCV_APLIC_H + +#include "hw/sysbus.h" +#include "qom/object.h" + +#define TYPE_RISCV_APLIC "riscv.aplic" + +typedef struct RISCVAPLICState RISCVAPLICState; +DECLARE_INSTANCE_CHECKER(RISCVAPLICState, RISCV_APLIC, TYPE_RISCV_APLIC) + +struct RISCVAPLICState { + /*< private >*/ + SysBusDevice parent_obj; + qemu_irq *external_irqs; + + /*< public >*/ + MemoryRegion mmio; + uint32_t bitfield_words; + uint32_t domaincfg; + uint32_t mmsicfgaddr; + uint32_t mmsicfgaddrH; + uint32_t smsicfgaddr; + uint32_t smsicfgaddrH; + uint32_t genmsi; + uint32_t *sourcecfg; + uint32_t *state; + uint32_t *target; + uint32_t *idelivery; + uint32_t *iforce; + uint32_t *ithreshold; + + /* topology */ +#define QEMU_APLIC_MAX_CHILDREN 16 + struct RISCVAPLICState *parent; + struct RISCVAPLICState *children[QEMU_APLIC_MAX_CHILDREN]; + uint16_t num_children; + + /* config */ + uint32_t aperture_size; + uint32_t hartid_base; + uint32_t num_harts; + uint32_t iprio_mask; + uint32_t num_irqs; + bool msimode; + bool mmode; +}; + +void riscv_aplic_add_child(DeviceState *parent, DeviceState *child); + +DeviceState *riscv_aplic_create(hwaddr addr, hwaddr size, + uint32_t hartid_base, uint32_t num_harts, uint32_t num_sources, + uint32_t iprio_bits, bool msimode, bool mmode, DeviceState *parent); + +#endif From patchwork Thu Sep 2 11:25:17 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523650 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=SzCXpV/R; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=jF/41dfy; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fG53DwYz9sSs for ; Thu, 2 Sep 2021 21:43:57 +1000 (AEST) Received: from localhost ([::1]:49072 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLl8M-0000bS-Ti for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 07:43:55 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47738) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrw-0002Nt-TI; Thu, 02 Sep 2021 07:26:57 -0400 Received: from esa2.hgst.iphmx.com ([68.232.143.124]:64094) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkrt-000364-Td; Thu, 02 Sep 2021 07:26:56 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630582013; x=1662118013; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=ihEHJY4HFfhrpabKoacRgiJTCGzKuX2lPopqDXdggp4=; b=SzCXpV/Rz02qNNWZSdHTvQIanRJ2yg1wjQTX4H3yUFG9i4kBDTBcRDCA lhAGVMvR+7i+7ru9g+LDdFoVh0GylPJ/8vkr5Rb0LhtDzcOjkMgY4nvw3 7kuR/HaMuqtOCkqRbCphFk0NvqaY++SN2dbo9Hq+ljXiTCTKtGzk3XAcy AiVIvZKaP/O5DLTYhqOyPjxz4n2Z4qujhXjXZ9deIO75J5opNUGmmYsg7 1Dn2uQHFPHpuIZ59A3CjeCLl7GDLgQB7YAA10SVwC6dRTyIcKEnYwEBpo O+cJqAnrMoMezwspszJGLiuC+NGSZ5jZTnTmgzGCJyVn2sju3P/cu4B5S A==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="282832118" Received: from mail-co1nam11lp2170.outbound.protection.outlook.com (HELO NAM11-CO1-obe.outbound.protection.outlook.com) ([104.47.56.170]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:51 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Gum49p+cqe+FmeCRwnhufbIVs2BQxRBSU52XW1O0HKE8v8xTYdIS/3ykwNwrJjymVuA5Sp57ofS/2Xh0fxhVoaYtlSnpkT9TaEnqWJEM1gYnEb1IbA7U8+oR0ueuYIU0bz7WLBmmo8dJWZ0eo9AMyHACy+uki68VVX0P8/oWqDk0jFC63OldyIB9JOkFYkIMxGzGw3MS/3T9wnzZUtQjj+ej8ukVDxD2ga7xVQtwoj5ob28Skbb+ptyHQ+peLcDFYT9Q2PIPDsog+Cmxt5TL3rp6g5LXM1xE1gMJgaQ/aSVqqA4tD5cpOcFkbWzP7ozN1JJbOGG9ug+ogZsNf7Ayqw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=483KFJKVkWUehOVZm0B0sYmVOXe5c4gLmBUoQpqgszQ=; b=Ekn82DwAb/r9TBdX0ReGHsR2RTZEJDydF8Rf/e3K69FJBnAPB95JYySTiuEu1un1YgbSQJEjWtRJfkjCuj0OHjA4Y2SJSDcpuPE8HKdk6WgynqKTGQfZ3W36+h0e1kmioJTe/VZVdJpQQyCFnVSz15mQOciurHzofrAp9xY97ZtJGLQXmEhI0sDw0TJ2KmGzIUBnaujKMjFE4pylqGOiaCdri2vlLOZ0XapsqtD1f9KsAnGiju8n0EByDMC65mjjLF73c2aauY1eVq4SpeAkgLS4MC/uac17BHYFpgOGoU0zzy1D76cgMsmBmYuc7hj+DPCnwx9hAJW+sViZSG4rCA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=483KFJKVkWUehOVZm0B0sYmVOXe5c4gLmBUoQpqgszQ=; b=jF/41dfyra1BFHLiJ9i9+8mq0j+ZJrd0ekPdDQwiDXFopipWpZeh5MIYngKW4xSD4Kjd5HxCLUMFOli0m6qryNoeNDV6LdEbHsuQHa6YD42ccrEY8OPwJDnXkLOu6MJZ+7uBRrVwIdTdxnYlNzIqopY0+I5G+7+dc1MLAuCH6Z0= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB8348.namprd04.prod.outlook.com (2603:10b6:303:137::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4415.23; Thu, 2 Sep 2021 11:26:50 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:50 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 19/22] hw/riscv: virt: Add optional AIA APLIC support to virt machine Date: Thu, 2 Sep 2021 16:55:17 +0530 Message-Id: <20210902112520.475901-20-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:47 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: fa72421c-39a7-4481-9e0a-08d96e048ed9 X-MS-TrafficTypeDiagnostic: CO6PR04MB8348: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:163; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: JWtC+AzM2Ib8pfuJuQ5a+5lnoXtc5tDaL9jz/bn2e7GtabCIeq+rDfgL3qOSUSWDLnJrXKrJ33opVa6ir+FkcxpnL345y0lP7nosdEf3ZpitcY/3easbXR4Qd4KlXWjFIk/yJgqWZR4c/sMsMMVS0q/7qdgAK2B5EhJlzDi+UsODyt9jKy10EZBWT6zX/+tAv1zVK7gGIu3RBUCQu5QN+GD5/kvsM/CpDyyDO2Ahu71Rbgew2tuScXNTcULMLdvki1Vrnixd+nctiDH2eX8O4ddCjGbLIfJQqMep/SnszUOBmgH4MQL0Hel9dB9wh/JKuObXmtrZRxgV1ojjLGT21TuCvzFntZKzGDP+ISAwwv4YlqE6CQPRaWwQjYqJrqlzKsh1mN77BpxNB7ZmuhO23KFwIN4RM6tMcx1Q5GQACC3ZLZWiTmr9wrOwkHEhKh6KVkMPD2/S7AgJUL54qKfn+FQyTcCoyi8zn9954p0trNw1mTrLiaP9mRGm87Xx52N7aKQNYY3DwhbVNplOvQdvdeu9bvQft8x8DlAX74hSHrvNJa6UwdW4rptqaDNjKqs8I2GvS4EtUkuYuoSPZrF5c//+2zuMSM/cUy+uSfOMmbNXPw0hFzvHaGemrrFGTWtbN3+2pc/uy5fwobpxTdnmKBZXfStRL7K+yWsDP3/RIN1wN2s+GGFhwnc5fLoWqatEd5KHdECQMmfTrsWgmMPEZw== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(346002)(396003)(39860400002)(376002)(366004)(136003)(38100700002)(8676002)(66556008)(66476007)(36756003)(86362001)(8936002)(30864003)(5660300002)(1076003)(2616005)(110136005)(4326008)(956004)(478600001)(186003)(52116002)(54906003)(83380400001)(55016002)(8886007)(316002)(7696005)(38350700002)(66946007)(2906002)(44832011)(26005)(6666004); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: zlK2alnXAIrap4Z18vJxmA0tn13DmJhdJoJGGU5u40Tn9y4QRTWMD7NEPavmBbkZpcBiHH7EeH+Omb27y33EgmvF7I7Hh+oKDwY6XvvNcNkacZwWqH+RkvxO7MP0p44f/dEhGchKGoG/zSYr7sZRyYA3vkubbW2wxwlkunJWwLvsB6+XY1QjJBl944JfJxKnrg1rWMOH1i8VxvnqR1mKZRRC9/4CkF5sdJDIwhYsF6vmp1+n3iOyUmi57OzEBraRqTFO9MWwzCd4mbMNAdmYImgusrnGK3WbIBHYKNYxI92CXbmlLacu8le2XyMyVE77dlFV5OoCQSzMFL6PkVzzJIVy/Q8mKE4yFoK4JobLh+zPGZGCVYgVLloqVjKPAB/2mu8ttmThlrRB2T2RgzahJ/gH6l6O6bAw2GRmut6pr49bqo1IoT4fIVeU9+p2x0abi2faRSq5/j/LAE72vxg94oWA0Qor3BzEYf9JMx8nVLJ/8xQZ9xmIDipFhV5yIMFkvvFG/Pc5+MKS1NqS25rinZImhAi7L4K+V9pYGrxvnMXGGCKyGf123s9/wY11GE+J5p/wsgaCbCEJ7dfLK9W/eGVg1jftl7ZO+CwsZPsYMjc9bV/gu3tRNr3yuibOTXgIrvlqOKlRq2wzknFSGz21hA2Lpl06mFWULAEfqshOZK4j+h+uSSsxnhvKIrTnEhLMrmCyou/uKSUjjuuVTA10YUajLpVgLamTOSX3r/RjN0xnCrrErRa55WVVxfL+p2wnvgFrilSqMRaqSHNSs5a6ITad60RUwRiulEQxA6P8cI0wuGNipqYOvk4vgic2Xv5KhiSbWtjZ7oLDqb3UYrWQ7HD3dtRNfMXskKOByEthp39YUO6hXMIHB346bK1VNk/rVPkrfZD9RqyoN2l7ZEl5PxpbS72pJ564hJBEG8VzS1IAIa0qVoWoQ/qz+Dh7guisOT3KIWRCXBtfwd1TBSobFnPKrppPI3rMONwSsFNtKOpfJ+BbqAto5F9wZTApqS1Tfx66UFfW3gehz9WcVZBTWyHDXDt8rNT6xpcobQ3Kgend+AIVG4DvLzXcaeJOsoI5jf0qPhmmpUuQezpJbUVRrL4OK83qIZZbiAO14MVpDFimTHEc+FMcqKYtACKq5LZzbdRCWw8pDXO2EY/x4TLWNAaHYx/l8pTvL8isPVpMxLfxMdeyZoPE83QrwO70Dqrwd7xYyBHJf2UV7AI7PraWD+lDF7Y7Cl0VCnbPachGvXVFnPt5+IIOoUCpNpGoTDlTFJshQvgWKDQBVDCSMUst2dAF7UVeAC1W+CzO0K2fECaaJ09BWUtWZxw0UIsesN9e X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: fa72421c-39a7-4481-9e0a-08d96e048ed9 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:50.6809 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: M9fnZHg9vQK0ZQQ3Ff9r9tndNr/u6MTaj4cf6W4hCU2nvvvmRD/4gRHxoyFYPlc++B+89HZC5xrAZ3uEEXajwA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB8348 Received-SPF: pass client-ip=68.232.143.124; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa2.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" We extend virt machine to emulate AIA APLIC devices only when "aia=aplic" parameter is passed along with machine name in QEMU command-line. When "aia=none" or not specified then we fallback to original PLIC device emulation. Signed-off-by: Anup Patel --- hw/riscv/Kconfig | 1 + hw/riscv/virt.c | 293 ++++++++++++++++++++++++++++++++-------- include/hw/riscv/virt.h | 26 +++- 3 files changed, 260 insertions(+), 60 deletions(-) diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig index f065e32dea..ed6630f646 100644 --- a/hw/riscv/Kconfig +++ b/hw/riscv/Kconfig @@ -42,6 +42,7 @@ config RISCV_VIRT select PFLASH_CFI01 select SERIAL select RISCV_ACLINT + select RISCV_APLIC select SIFIVE_PLIC select SIFIVE_TEST select VIRTIO_MMIO diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c index f43304beca..8cc1fb3e1c 100644 --- a/hw/riscv/virt.c +++ b/hw/riscv/virt.c @@ -33,6 +33,7 @@ #include "hw/riscv/boot.h" #include "hw/riscv/numa.h" #include "hw/intc/riscv_aclint.h" +#include "hw/intc/riscv_aplic.h" #include "hw/intc/sifive_plic.h" #include "hw/misc/sifive_test.h" #include "chardev/char.h" @@ -51,6 +52,8 @@ static const MemMapEntry virt_memmap[] = { [VIRT_ACLINT_SSWI] = { 0x2F00000, 0x4000 }, [VIRT_PCIE_PIO] = { 0x3000000, 0x10000 }, [VIRT_PLIC] = { 0xc000000, VIRT_PLIC_SIZE(VIRT_CPUS_MAX * 2) }, + [VIRT_APLIC_M] = { 0xc000000, 0x8000 }, + [VIRT_APLIC_S] = { 0xd000000, 0x8000 }, [VIRT_UART0] = { 0x10000000, 0x100 }, [VIRT_VIRTIO] = { 0x10001000, 0x1000 }, [VIRT_FW_CFG] = { 0x10100000, 0x18 }, @@ -132,12 +135,13 @@ static void virt_flash_map(RISCVVirtState *s, sysmem); } -static void create_pcie_irq_map(void *fdt, char *nodename, - uint32_t plic_phandle) +static void create_pcie_irq_map(RISCVVirtState *s, void *fdt, char *nodename, + uint32_t irqchip_phandle) { int pin, dev; - uint32_t - full_irq_map[GPEX_NUM_IRQS * GPEX_NUM_IRQS * FDT_INT_MAP_WIDTH] = {}; + uint32_t irq_map_stride = 0; + uint32_t full_irq_map[GPEX_NUM_IRQS * GPEX_NUM_IRQS * + FDT_MAX_INT_MAP_WIDTH] = {}; uint32_t *irq_map = full_irq_map; /* This code creates a standard swizzle of interrupts such that @@ -155,23 +159,31 @@ static void create_pcie_irq_map(void *fdt, char *nodename, int irq_nr = PCIE_IRQ + ((pin + PCI_SLOT(devfn)) % GPEX_NUM_IRQS); int i = 0; + /* Fill PCI address cells */ irq_map[i] = cpu_to_be32(devfn << 8); - i += FDT_PCI_ADDR_CELLS; - irq_map[i] = cpu_to_be32(pin + 1); + /* Fill PCI Interrupt cells */ + irq_map[i] = cpu_to_be32(pin + 1); i += FDT_PCI_INT_CELLS; - irq_map[i++] = cpu_to_be32(plic_phandle); - i += FDT_PLIC_ADDR_CELLS; - irq_map[i] = cpu_to_be32(irq_nr); - - irq_map += FDT_INT_MAP_WIDTH; + /* Fill interrupt controller phandle and cells */ + irq_map[i++] = cpu_to_be32(irqchip_phandle); + irq_map[i++] = cpu_to_be32(irq_nr); + if (s->aia_type != VIRT_AIA_TYPE_NONE) { + irq_map[i++] = cpu_to_be32(0x4); + } + + if (!irq_map_stride) { + irq_map_stride = i; + } + irq_map += irq_map_stride; } } - qemu_fdt_setprop(fdt, nodename, "interrupt-map", - full_irq_map, sizeof(full_irq_map)); + qemu_fdt_setprop(fdt, nodename, "interrupt-map", full_irq_map, + GPEX_NUM_IRQS * GPEX_NUM_IRQS * + irq_map_stride * sizeof(uint32_t)); qemu_fdt_setprop_cells(fdt, nodename, "interrupt-map-mask", 0x1800, 0, 0, 0x7); @@ -394,8 +406,6 @@ static void create_fdt_socket_plic(RISCVVirtState *s, plic_addr = memmap[VIRT_PLIC].base + (memmap[VIRT_PLIC].size * socket); plic_name = g_strdup_printf("/soc/plic@%lx", plic_addr); qemu_fdt_add_subnode(mc->fdt, plic_name); - qemu_fdt_setprop_cell(mc->fdt, plic_name, - "#address-cells", FDT_PLIC_ADDR_CELLS); qemu_fdt_setprop_cell(mc->fdt, plic_name, "#interrupt-cells", FDT_PLIC_INT_CELLS); qemu_fdt_setprop_string_array(mc->fdt, plic_name, "compatible", @@ -415,6 +425,76 @@ static void create_fdt_socket_plic(RISCVVirtState *s, g_free(plic_cells); } +static void create_fdt_socket_aia(RISCVVirtState *s, + const MemMapEntry *memmap, int socket, + uint32_t *phandle, uint32_t *intc_phandles, + uint32_t *aplic_phandles) +{ + int cpu; + char *aplic_name; + uint32_t *aplic_cells; + unsigned long aplic_addr; + MachineState *mc = MACHINE(s); + uint32_t aplic_m_phandle, aplic_s_phandle; + + aplic_m_phandle = (*phandle)++; + aplic_s_phandle = (*phandle)++; + aplic_cells = g_new0(uint32_t, s->soc[socket].num_harts * 2); + + /* M-level APLIC node */ + for (cpu = 0; cpu < s->soc[socket].num_harts; cpu++) { + aplic_cells[cpu * 2 + 0] = cpu_to_be32(intc_phandles[cpu]); + aplic_cells[cpu * 2 + 1] = cpu_to_be32(IRQ_M_EXT); + } + aplic_addr = memmap[VIRT_APLIC_M].base + + (memmap[VIRT_APLIC_M].size * socket); + aplic_name = g_strdup_printf("/soc/aplic@%lx", aplic_addr); + qemu_fdt_add_subnode(mc->fdt, aplic_name); + qemu_fdt_setprop_string(mc->fdt, aplic_name, "compatible", "riscv,aplic"); + qemu_fdt_setprop_cell(mc->fdt, aplic_name, + "#interrupt-cells", FDT_APLIC_INT_CELLS); + qemu_fdt_setprop(mc->fdt, aplic_name, "interrupt-controller", NULL, 0); + qemu_fdt_setprop(mc->fdt, aplic_name, "interrupts-extended", + aplic_cells, s->soc[socket].num_harts * sizeof(uint32_t) * 2); + qemu_fdt_setprop_cells(mc->fdt, aplic_name, "reg", + 0x0, aplic_addr, 0x0, memmap[VIRT_APLIC_M].size); + qemu_fdt_setprop_cell(mc->fdt, aplic_name, "aplic,num-sources", + VIRT_IRQCHIP_NUM_SOURCES); + qemu_fdt_setprop_cell(mc->fdt, aplic_name, "aplic,children", + aplic_s_phandle); + qemu_fdt_setprop_cells(mc->fdt, aplic_name, "aplic,delegate", + 0x1, VIRT_IRQCHIP_NUM_SOURCES, aplic_s_phandle); + riscv_socket_fdt_write_id(mc, mc->fdt, aplic_name, socket); + qemu_fdt_setprop_cell(mc->fdt, aplic_name, "phandle", aplic_m_phandle); + g_free(aplic_name); + + /* S-level APLIC node */ + for (cpu = 0; cpu < s->soc[socket].num_harts; cpu++) { + aplic_cells[cpu * 2 + 0] = cpu_to_be32(intc_phandles[cpu]); + aplic_cells[cpu * 2 + 1] = cpu_to_be32(IRQ_S_EXT); + } + aplic_addr = memmap[VIRT_APLIC_S].base + + (memmap[VIRT_APLIC_S].size * socket); + aplic_name = g_strdup_printf("/soc/aplic@%lx", aplic_addr); + qemu_fdt_add_subnode(mc->fdt, aplic_name); + qemu_fdt_setprop_string(mc->fdt, aplic_name, "compatible", "riscv,aplic"); + qemu_fdt_setprop_cell(mc->fdt, aplic_name, + "#interrupt-cells", FDT_APLIC_INT_CELLS); + qemu_fdt_setprop(mc->fdt, aplic_name, "interrupt-controller", NULL, 0); + qemu_fdt_setprop(mc->fdt, aplic_name, "interrupts-extended", + aplic_cells, s->soc[socket].num_harts * sizeof(uint32_t) * 2); + qemu_fdt_setprop_cells(mc->fdt, aplic_name, "reg", + 0x0, aplic_addr, 0x0, memmap[VIRT_APLIC_S].size); + qemu_fdt_setprop_cell(mc->fdt, aplic_name, "aplic,num-sources", + VIRT_IRQCHIP_NUM_SOURCES); + riscv_socket_fdt_write_id(mc, mc->fdt, aplic_name, socket); + qemu_fdt_setprop_cell(mc->fdt, aplic_name, "phandle", aplic_s_phandle); + g_free(aplic_name); + + g_free(aplic_cells); + aplic_phandles[socket] = aplic_s_phandle; +} + static void create_fdt_sockets(RISCVVirtState *s, const MemMapEntry *memmap, bool is_32_bit, uint32_t *phandle, uint32_t *irq_mmio_phandle, @@ -451,8 +531,13 @@ static void create_fdt_sockets(RISCVVirtState *s, const MemMapEntry *memmap, create_fdt_socket_clint(s, memmap, socket, intc_phandles); } - create_fdt_socket_plic(s, memmap, socket, phandle, - intc_phandles, xplic_phandles); + if (s->aia_type == VIRT_AIA_TYPE_NONE) { + create_fdt_socket_plic(s, memmap, socket, phandle, + intc_phandles, xplic_phandles); + } else { + create_fdt_socket_aia(s, memmap, socket, phandle, + intc_phandles, xplic_phandles); + } g_free(intc_phandles); g_free(clust_name); @@ -493,7 +578,13 @@ static void create_fdt_virtio(RISCVVirtState *s, const MemMapEntry *memmap, 0x0, memmap[VIRT_VIRTIO].size); qemu_fdt_setprop_cell(mc->fdt, name, "interrupt-parent", irq_virtio_phandle); - qemu_fdt_setprop_cell(mc->fdt, name, "interrupts", VIRTIO_IRQ + i); + if (s->aia_type == VIRT_AIA_TYPE_NONE) { + qemu_fdt_setprop_cell(mc->fdt, name, "interrupts", + VIRTIO_IRQ + i); + } else { + qemu_fdt_setprop_cells(mc->fdt, name, "interrupts", + VIRTIO_IRQ + i, 0x4); + } g_free(name); } } @@ -531,7 +622,7 @@ static void create_fdt_pcie(RISCVVirtState *s, const MemMapEntry *memmap, 2, virt_high_pcie_memmap.base, 2, virt_high_pcie_memmap.base, 2, virt_high_pcie_memmap.size); - create_pcie_irq_map(mc->fdt, name, irq_pcie_phandle); + create_pcie_irq_map(s, mc->fdt, name, irq_pcie_phandle); g_free(name); } @@ -590,7 +681,11 @@ static void create_fdt_uart(RISCVVirtState *s, const MemMapEntry *memmap, 0x0, memmap[VIRT_UART0].size); qemu_fdt_setprop_cell(mc->fdt, name, "clock-frequency", 3686400); qemu_fdt_setprop_cell(mc->fdt, name, "interrupt-parent", irq_mmio_phandle); - qemu_fdt_setprop_cell(mc->fdt, name, "interrupts", UART0_IRQ); + if (s->aia_type == VIRT_AIA_TYPE_NONE) { + qemu_fdt_setprop_cell(mc->fdt, name, "interrupts", UART0_IRQ); + } else { + qemu_fdt_setprop_cells(mc->fdt, name, "interrupts", UART0_IRQ, 0x4); + } qemu_fdt_add_subnode(mc->fdt, "/chosen"); qemu_fdt_setprop_string(mc->fdt, "/chosen", "stdout-path", name); @@ -611,7 +706,11 @@ static void create_fdt_rtc(RISCVVirtState *s, const MemMapEntry *memmap, 0x0, memmap[VIRT_RTC].base, 0x0, memmap[VIRT_RTC].size); qemu_fdt_setprop_cell(mc->fdt, name, "interrupt-parent", irq_mmio_phandle); - qemu_fdt_setprop_cell(mc->fdt, name, "interrupts", RTC_IRQ); + if (s->aia_type == VIRT_AIA_TYPE_NONE) { + qemu_fdt_setprop_cell(mc->fdt, name, "interrupts", RTC_IRQ); + } else { + qemu_fdt_setprop_cells(mc->fdt, name, "interrupts", RTC_IRQ, 0x4); + } g_free(name); } @@ -692,7 +791,7 @@ static inline DeviceState *gpex_pcie_init(MemoryRegion *sys_mem, hwaddr high_mmio_base, hwaddr high_mmio_size, hwaddr pio_base, - DeviceState *plic) + DeviceState *irqchip) { DeviceState *dev; MemoryRegion *ecam_alias, *ecam_reg; @@ -726,7 +825,7 @@ static inline DeviceState *gpex_pcie_init(MemoryRegion *sys_mem, sysbus_mmio_map(SYS_BUS_DEVICE(dev), 2, pio_base); for (i = 0; i < GPEX_NUM_IRQS; i++) { - irq = qdev_get_gpio_in(plic, PCIE_IRQ + i); + irq = qdev_get_gpio_in(irqchip, PCIE_IRQ + i); sysbus_connect_irq(SYS_BUS_DEVICE(dev), i, irq); gpex_set_irq_num(GPEX_HOST(dev), i, PCIE_IRQ + i); @@ -775,6 +874,63 @@ static char *plic_hart_config_string(int hart_count) return g_strjoinv(",", (char **)vals); } +static DeviceState *virt_create_plic(const MemMapEntry *memmap, int socket, + int base_hartid, int hart_count) +{ + DeviceState *ret; + char *plic_hart_config; + + /* Per-socket PLIC hart topology configuration string */ + plic_hart_config = plic_hart_config_string(hart_count); + + /* Per-socket PLIC */ + ret = sifive_plic_create( + memmap[VIRT_PLIC].base + socket * memmap[VIRT_PLIC].size, + plic_hart_config, hart_count, base_hartid, + VIRT_IRQCHIP_NUM_SOURCES, + ((1U << VIRT_IRQCHIP_NUM_PRIO_BITS) - 1), + VIRT_PLIC_PRIORITY_BASE, + VIRT_PLIC_PENDING_BASE, + VIRT_PLIC_ENABLE_BASE, + VIRT_PLIC_ENABLE_STRIDE, + VIRT_PLIC_CONTEXT_BASE, + VIRT_PLIC_CONTEXT_STRIDE, + memmap[VIRT_PLIC].size); + + g_free(plic_hart_config); + + return ret; +} + +static DeviceState *virt_create_aia(RISCVVirtAIAType aia_type, + const MemMapEntry *memmap, int socket, + int base_hartid, int hart_count) +{ + DeviceState *aplic_m; + + /* Per-socket M-level APLIC */ + aplic_m = riscv_aplic_create( + memmap[VIRT_APLIC_M].base + socket * memmap[VIRT_APLIC_M].size, + memmap[VIRT_APLIC_M].size, + base_hartid, hart_count, + VIRT_IRQCHIP_NUM_SOURCES, + VIRT_IRQCHIP_NUM_PRIO_BITS, + false, true, NULL); + + if (aplic_m) { + /* Per-socket S-level APLIC */ + riscv_aplic_create( + memmap[VIRT_APLIC_S].base + socket * memmap[VIRT_APLIC_S].size, + memmap[VIRT_APLIC_S].size, + base_hartid, hart_count, + VIRT_IRQCHIP_NUM_SOURCES, + VIRT_IRQCHIP_NUM_PRIO_BITS, + false, false, aplic_m); + } + + return aplic_m; +} + static void virt_machine_init(MachineState *machine) { const MemMapEntry *memmap = virt_memmap; @@ -782,12 +938,12 @@ static void virt_machine_init(MachineState *machine) MemoryRegion *system_memory = get_system_memory(); MemoryRegion *main_mem = g_new(MemoryRegion, 1); MemoryRegion *mask_rom = g_new(MemoryRegion, 1); - char *plic_hart_config, *soc_name; + char *soc_name; target_ulong start_addr = memmap[VIRT_DRAM].base; target_ulong firmware_end_addr, kernel_start_addr; uint32_t fdt_load_addr; uint64_t kernel_entry; - DeviceState *mmio_plic, *virtio_plic, *pcie_plic; + DeviceState *mmio_irqchip, *virtio_irqchip, *pcie_irqchip; int i, base_hartid, hart_count; /* Check socket count limit */ @@ -798,7 +954,7 @@ static void virt_machine_init(MachineState *machine) } /* Initialize sockets */ - mmio_plic = virtio_plic = pcie_plic = NULL; + mmio_irqchip = virtio_irqchip = pcie_irqchip = NULL; for (i = 0; i < riscv_socket_count(machine); i++) { if (!riscv_socket_check_hartids(machine, i)) { error_report("discontinuous hartids in socket%d", i); @@ -848,36 +1004,27 @@ static void virt_machine_init(MachineState *machine) base_hartid, hart_count, true); } - /* Per-socket PLIC hart topology configuration string */ - plic_hart_config = plic_hart_config_string(hart_count); - - /* Per-socket PLIC */ - s->plic[i] = sifive_plic_create( - memmap[VIRT_PLIC].base + i * memmap[VIRT_PLIC].size, - plic_hart_config, hart_count, base_hartid, - VIRT_PLIC_NUM_SOURCES, - VIRT_PLIC_NUM_PRIORITIES, - VIRT_PLIC_PRIORITY_BASE, - VIRT_PLIC_PENDING_BASE, - VIRT_PLIC_ENABLE_BASE, - VIRT_PLIC_ENABLE_STRIDE, - VIRT_PLIC_CONTEXT_BASE, - VIRT_PLIC_CONTEXT_STRIDE, - memmap[VIRT_PLIC].size); - g_free(plic_hart_config); + /* Per-socket interrupt controller */ + if (s->aia_type == VIRT_AIA_TYPE_NONE) { + s->irqchip[i] = virt_create_plic(memmap, i, + base_hartid, hart_count); + } else { + s->irqchip[i] = virt_create_aia(s->aia_type, memmap, i, + base_hartid, hart_count); + } - /* Try to use different PLIC instance based device type */ + /* Try to use different IRQCHIP instance based device type */ if (i == 0) { - mmio_plic = s->plic[i]; - virtio_plic = s->plic[i]; - pcie_plic = s->plic[i]; + mmio_irqchip = s->irqchip[i]; + virtio_irqchip = s->irqchip[i]; + pcie_irqchip = s->irqchip[i]; } if (i == 1) { - virtio_plic = s->plic[i]; - pcie_plic = s->plic[i]; + virtio_irqchip = s->irqchip[i]; + pcie_irqchip = s->irqchip[i]; } if (i == 2) { - pcie_plic = s->plic[i]; + pcie_irqchip = s->irqchip[i]; } } @@ -978,7 +1125,7 @@ static void virt_machine_init(MachineState *machine) for (i = 0; i < VIRTIO_COUNT; i++) { sysbus_create_simple("virtio-mmio", memmap[VIRT_VIRTIO].base + i * memmap[VIRT_VIRTIO].size, - qdev_get_gpio_in(DEVICE(virtio_plic), VIRTIO_IRQ + i)); + qdev_get_gpio_in(DEVICE(virtio_irqchip), VIRTIO_IRQ + i)); } gpex_pcie_init(system_memory, @@ -989,14 +1136,14 @@ static void virt_machine_init(MachineState *machine) virt_high_pcie_memmap.base, virt_high_pcie_memmap.size, memmap[VIRT_PCIE_PIO].base, - DEVICE(pcie_plic)); + DEVICE(pcie_irqchip)); serial_mm_init(system_memory, memmap[VIRT_UART0].base, - 0, qdev_get_gpio_in(DEVICE(mmio_plic), UART0_IRQ), 399193, + 0, qdev_get_gpio_in(DEVICE(mmio_irqchip), UART0_IRQ), 399193, serial_hd(0), DEVICE_LITTLE_ENDIAN); sysbus_create_simple("goldfish_rtc", memmap[VIRT_RTC].base, - qdev_get_gpio_in(DEVICE(mmio_plic), RTC_IRQ)); + qdev_get_gpio_in(DEVICE(mmio_irqchip), RTC_IRQ)); virt_flash_create(s); @@ -1012,6 +1159,37 @@ static void virt_machine_instance_init(Object *obj) { } +static char *virt_get_aia(Object *obj, Error **errp) +{ + RISCVVirtState *s = RISCV_VIRT_MACHINE(obj); + const char *val; + + switch (s->aia_type) { + case VIRT_AIA_TYPE_APLIC: + val = "aplic"; + break; + default: + val = "none"; + break; + }; + + return g_strdup(val); +} + +static void virt_set_aia(Object *obj, const char *val, Error **errp) +{ + RISCVVirtState *s = RISCV_VIRT_MACHINE(obj); + + if (!strcmp(val, "none")) { + s->aia_type = VIRT_AIA_TYPE_NONE; + } else if (!strcmp(val, "aplic")) { + s->aia_type = VIRT_AIA_TYPE_APLIC; + } else { + error_setg(errp, "Invalid AIA interrupt controller type"); + error_append_hint(errp, "Valid values are none, and aplic.\n"); + } +} + static bool virt_get_aclint(Object *obj, Error **errp) { MachineState *ms = MACHINE(obj); @@ -1049,6 +1227,13 @@ static void virt_machine_class_init(ObjectClass *oc, void *data) object_class_property_set_description(oc, "aclint", "Set on/off to enable/disable " "emulating ACLINT devices"); + + object_class_property_add_str(oc, "aia", virt_get_aia, + virt_set_aia); + object_class_property_set_description(oc, "aia", + "Set type of AIA interrupt " + "conttoller. Valid values are " + "none, and aplic."); } static const TypeInfo virt_machine_typeinfo = { diff --git a/include/hw/riscv/virt.h b/include/hw/riscv/virt.h index d9105c1886..a26ef4a295 100644 --- a/include/hw/riscv/virt.h +++ b/include/hw/riscv/virt.h @@ -32,18 +32,24 @@ typedef struct RISCVVirtState RISCVVirtState; DECLARE_INSTANCE_CHECKER(RISCVVirtState, RISCV_VIRT_MACHINE, TYPE_RISCV_VIRT_MACHINE) +typedef enum RISCVVirtAIAType { + VIRT_AIA_TYPE_NONE=0, + VIRT_AIA_TYPE_APLIC, +} RISCVVirtAIAType; + struct RISCVVirtState { /*< private >*/ MachineState parent; /*< public >*/ RISCVHartArrayState soc[VIRT_SOCKETS_MAX]; - DeviceState *plic[VIRT_SOCKETS_MAX]; + DeviceState *irqchip[VIRT_SOCKETS_MAX]; PFlashCFI01 *flash[2]; FWCfgState *fw_cfg; int fdt_size; bool have_aclint; + RISCVVirtAIAType aia_type; }; enum { @@ -54,6 +60,8 @@ enum { VIRT_CLINT, VIRT_ACLINT_SSWI, VIRT_PLIC, + VIRT_APLIC_M, + VIRT_APLIC_S, VIRT_UART0, VIRT_VIRTIO, VIRT_FW_CFG, @@ -73,9 +81,10 @@ enum { VIRTIO_NDEV = 0x35 /* Arbitrary maximum number of interrupts */ }; +#define VIRT_IRQCHIP_NUM_SOURCES 127 +#define VIRT_IRQCHIP_NUM_PRIO_BITS 3 + #define VIRT_PLIC_HART_CONFIG "MS" -#define VIRT_PLIC_NUM_SOURCES 127 -#define VIRT_PLIC_NUM_PRIORITIES 7 #define VIRT_PLIC_PRIORITY_BASE 0x04 #define VIRT_PLIC_PENDING_BASE 0x1000 #define VIRT_PLIC_ENABLE_BASE 0x2000 @@ -87,9 +96,14 @@ enum { #define FDT_PCI_ADDR_CELLS 3 #define FDT_PCI_INT_CELLS 1 -#define FDT_PLIC_ADDR_CELLS 0 #define FDT_PLIC_INT_CELLS 1 -#define FDT_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + 1 + \ - FDT_PLIC_ADDR_CELLS + FDT_PLIC_INT_CELLS) +#define FDT_APLIC_INT_CELLS 2 +#define FDT_MAX_INT_CELLS 2 +#define FDT_MAX_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + \ + 1 + FDT_MAX_INT_CELLS) +#define FDT_PLIC_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + \ + 1 + FDT_PLIC_INT_CELLS) +#define FDT_APLIC_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + \ + 1 + FDT_APLIC_INT_CELLS) #endif From patchwork Thu Sep 2 11:25:18 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523687 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=A4yR1hX5; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=b5XF33p8; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fsW6H50z9sVw for ; Thu, 2 Sep 2021 22:11:11 +1000 (AEST) Received: from localhost ([::1]:56852 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlYj-0002pR-L7 for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 08:11:09 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47768) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLks1-0002X2-Bl; Thu, 02 Sep 2021 07:27:01 -0400 Received: from esa5.hgst.iphmx.com ([216.71.153.144]:39917) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLkry-00036O-6r; Thu, 02 Sep 2021 07:27:01 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630582017; x=1662118017; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=eTWsFV41ePCLrqw0lCip1zEjqdZkomnyiMYgs/X28Yw=; b=A4yR1hX5apfTvgDwycfdJYXItcDOZmDsmDxRXbnyqUowFH2NADHE5Opc cDzIojir0Q0EkgopKljaKgpK/7sgPLCVWkosmTNRTVafuHLJMq2vbuNxn 2LWuXnd6sUWElHyp96eaNkkCGWqI/zaFZ0lmaWKgOVf/G/A36B6mM8jlL NHhTpAMEi4sDj4zSkBfm403feqKyHQUZeGJUtonYP6aVvbbl5aDqrEmjd NiXgwOHQ4LprKO1e6J+4aJjuSZUqPjrlQ4NYNUCGsL67aDS/vOllZ58sX D74FcR19fJXfjpHq/FU1m3IJbJhgvUUAsLlPpkbF5eUWmXBTzfcxEpMnw w==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="179039179" Received: from mail-dm6nam08lp2047.outbound.protection.outlook.com (HELO NAM04-DM6-obe.outbound.protection.outlook.com) ([104.47.73.47]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:54 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=IcDxt6boECOw9oQiOQphYTVBbi5YrBEDcokiMpqdPz5kCGy7PrBKk6O9abptX0Q/b5FdJPCWIWXH/JJGpIacubjni/FbxDi7L/N0y/7kTeZBTTbJojxzJbBvVTaVl30Q/5pMzr8H5cNoLuVjaejcrSVaFLuoB5Vuawz/tszdE+XUyHSuI1fWmFn6rOU7oL42MIZq5Ovr0AK3xzTfkcblz9tLbdpy7FQCMyOU3e7tvDjWkTel8fI3EZMKX4F+gIyTQfc5Pjc97cJfGNDvuEVBMBm4GfihpvJ2JHyBIZe/eEXmVVtNZHjQUt+kjrQQ3pgFAPpPZ/Y+oXzylDlxs7h7OQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=5deOfuSLYoOKLQaspRrL99CQFLa1EZB5TGSlH53iXtw=; b=aYfWwbQ/yjkJW66z8dzBN2uPrvfioiI9Uo/bqjs4T+c8E5Ltt0aGV/X+RKwB1eA28Y7/fl+RYeDkfIYZcIdglxg+seZwigG0W8XSqop6fOHlc+QhSZB4YoX7V36u/mP/PNjpxGqQGKeQ8xqQf5Spa8vcMrbMY36QaV0vYTTFGXT68aQ7F1QOnKbuCsJ7qVsFgwcJDlkd2LbJzaFWsFz//dgO5YRK5oOg7sXEn3WAt/6AlXoMXMTUh2ilIgDUyLWIbRzn0Gtdv+xEhqz4POfQaREUxdrRud/Th1HiqIGpnULbcuGZ/QcHNJOtudO81vB63gcremCw3dSup9YbZLszHA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=5deOfuSLYoOKLQaspRrL99CQFLa1EZB5TGSlH53iXtw=; b=b5XF33p8g/jRtJlxOkcCM7+yoCPAq3Spmzren9EK37o7P6hryWHVMdNPB3dgLMrmEsHNvZghQcqdLEtGxR1rC1kQSQS1m9/l4S6ztoPzJTYpkUr2Jeh5F8iFMHFVnzoNyjyrmoQ468RZ45wwgSWKE9MYK7bzpfHbbuUkNPJSfPw= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7891.namprd04.prod.outlook.com (2603:10b6:5:35b::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.17; Thu, 2 Sep 2021 11:26:54 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:54 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 20/22] hw/intc: Add RISC-V AIA IMSIC device emulation Date: Thu, 2 Sep 2021 16:55:18 +0530 Message-Id: <20210902112520.475901-21-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:51 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e7ddda2d-8bb3-4548-30db-08d96e0490f9 X-MS-TrafficTypeDiagnostic: CO6PR04MB7891: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:224; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: IjcMHbJt1UTy3vhLgujilTwPc9fZjJ1yL5hC7MKKlE+ZZ16fynODC0WCS+bA+9XyDI0HfQkDNSNWWHVMQf5qR4bUkDqGV0BVdHHpjY7Tc84/wqxd9AGawD3Rt5RmwNvn4GKHy+0lzZw+yIr9+Gqp0/gIhqYB2iwkvYK961p1xltqjs0LOm1O41YdidZRPPty4w8ybTn+NmCDaxux4oRGqJulzpv0sh/6H+eFpE/oQe1EHRNqhjdPQ5X5L+Q+FB9xtQQLn8uftUUMJp3KNg5UjusgPNV2UvrX0HIe3hFoMDkPkfR5NPD7iJT8Lf0U+xDSD4rMhsBq518U5mbdqXynhlaurygCa1V79UpIdhwaTAXcrg14YFagOmcaSnkXOJThKtQN/NzR7UeIqPRnRxzOrBlPLckrg09oEYUjBBu0cutxr6MUf9coWV2rFJ9brnsBun8DXWb+rJjt39QC36M5eNlf7QI2oTiydtF4hLbpAqm+cWyL9AuBm40W4zN/zS0j0YFt2t7UlM59flIg7vUv4cja3vw2Qjz7Ni11IPZuK+IxPH6U7oq+2RcEB1S7YR9w10TVYHiI/H8K/EvKYdyrSqkM2H5Qb/g8X6wbFF4eMK5bLr27Q9ALmn31JOzvtIMeE8oFG6uj5KqQ/65ToCPmEchroMpmk18gpFynPR0/o8s4cScPjm7TzI8Mn482rSCy9B3TJBsgLCAS3Ue6x8h+Pbp7JjJylBdrmcuDhAWYGc2zMFT7Eguy0Nbsq1+GaWMGisR+HdkcJOqhDXZeAPQicrocXKKVsS2+5GMO6MuCzjo= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(346002)(376002)(39860400002)(396003)(136003)(38350700002)(7696005)(83380400001)(5660300002)(52116002)(186003)(8886007)(38100700002)(6666004)(8676002)(8936002)(110136005)(316002)(36756003)(55016002)(54906003)(66946007)(66476007)(30864003)(66556008)(86362001)(4326008)(1076003)(44832011)(2616005)(478600001)(26005)(956004)(2906002)(2004002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: exBWVcjJjTjEvFawP86ibiHy2Lkje8N25KJLYa7jXRqPkzLbv/V9TQjIwQz3RBIbaK6l6zBY1t7FG23jmqTK1XHP4jsdnKroGMiOwgVv3to8++Dm1rMIWiXirqcnvq/bXolyLyudecE8/Nzvy/FGJvKrx9U+9cKnQV46K1cTWlLfkytxa4qmW1w+xSiY5N059bIjKJwTZMqsYHZd0Hq0MSDuf6fG/bzUYZNYvlHBj+Yh/LtTVPMTOSiOFmI6C3+r1RbK8iBlFw/lgvDgNKKlxwiE736yIjDTedgH/RcO2tkP5dPOvy59zPQdAeTQxYERtA+N3U6aWe+UOB4ZbxCpo1LowmzyISGgyO/GDqbjubLudK2FSImklzYdr6NlCEnskQ5P/7jmzTdVavgIiHgiLJyR7W7QIuGC4k0ekywvu+xcZoZ9QXrkU9R0ORkXERWeiuPAVHwtPF4l6j2twFe6bcQCfMhVa3/BrWhtdhDqi1hf9qJbHJ1fWlanwlwuLRyLKT/iC+3q/2ITijbNTos9dNFFaVbFgSdknWe0e1hwIvHMFjJiqU9FvR+erzopy6ulaV5Ew2dxtXSS4ziDxZYYoXuBRM1OSJe/l2rYBbJKZK6cnZNRsauKf6BZx+VpEFe5Mcxelj3dMhvqKMb07raVPXyjMBVEe+mNBZS9BzAEHUl3zrhwLdT6m5HugH4xp3BIRz1Kedrs7w6zrqBP2CpEXNy/7a1mJ1TKwmEGiH94QYLLyPnMCMhL4j+0BQ1APZARR8r0g5mpYGEIBcPbym8o2i3RPYSRBcpE7yckQPOM5gdC0j3mhSeCoZksERJu0fvKtKYei9mKxtIQmyyElCA+kIikEhqQv9CD7J2ojyOVZdA6XoqoDcyNRhHDeBZ4sR5kIPGkyjbzc9z32gY9UgAT7qJQQZSZE/VYvXH+/RI+nJypzET+RXSFwgu/T4jaHRnHdamqa1teEmjOOfMMdfW/D7m+Sj3khr9h1OUk/Cq+j0oispiWRYinoJv8V8mH40NQOWUHLdqm/4/aBM9YHvFnMUY6VatrFjvSNyrCupJSW/665XSkozZc5W47fOlYmAYATBggb0fxxtbV64xIpS77kzywKgpp/PJ/T2w2nvY5cL4dMK2Ofpbyznaiew13doNY/7GYdjggRfH7VUcKPVX0oZrhb4AXt6duUZ2qX3IKDzvRuR6vCbNyw8vsCDXkEoo85lTaF6/fZmrnWk8TOouhUdWqTGGId6Q9RFTyZoKsCxhhtew/5Fozjj1++i174+H4hQdxzfCjf+wsewNa0KBV4ICLkCpwVkHJgiUkTkXkAhVuHMWvgAKzgNaTldtaBbwp X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: e7ddda2d-8bb3-4548-30db-08d96e0490f9 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:54.1915 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: UsTgchR+4M40Jv+peBcMAkWV3X/qR6hl/xJ2pAAwEYZChvzHZHSNrKoGSXfJfohrsWy0R63XhPhjdTcCBYIkTA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7891 Received-SPF: pass client-ip=216.71.153.144; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa5.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" The RISC-V AIA (Advanced Interrupt Architecture) defines a new interrupt controller for MSIs (message signal interrupts) called IMSIC (Incoming Message Signal Interrupt Controller). The IMSIC is per-HART device and also suppport virtualizaiton of MSIs using dedicated VS-level guest interrupt files. This patch adds device emulation for RISC-V AIA IMSIC which supports M-level, S-level, and VS-level MSIs. Signed-off-by: Anup Patel --- hw/intc/Kconfig | 3 + hw/intc/meson.build | 1 + hw/intc/riscv_imsic.c | 443 ++++++++++++++++++++++++++++++++++ include/hw/intc/riscv_imsic.h | 68 ++++++ 4 files changed, 515 insertions(+) create mode 100644 hw/intc/riscv_imsic.c create mode 100644 include/hw/intc/riscv_imsic.h diff --git a/hw/intc/Kconfig b/hw/intc/Kconfig index 1592623233..0bb3166110 100644 --- a/hw/intc/Kconfig +++ b/hw/intc/Kconfig @@ -68,6 +68,9 @@ config RISCV_ACLINT config RISCV_APLIC bool +config RISCV_IMSIC + bool + config SIFIVE_PLIC bool diff --git a/hw/intc/meson.build b/hw/intc/meson.build index c68c1894bf..4aee547dd5 100644 --- a/hw/intc/meson.build +++ b/hw/intc/meson.build @@ -48,6 +48,7 @@ specific_ss.add(when: 'CONFIG_S390_FLIC_KVM', if_true: files('s390_flic_kvm.c')) specific_ss.add(when: 'CONFIG_SH_INTC', if_true: files('sh_intc.c')) specific_ss.add(when: 'CONFIG_RISCV_ACLINT', if_true: files('riscv_aclint.c')) specific_ss.add(when: 'CONFIG_RISCV_APLIC', if_true: files('riscv_aplic.c')) +specific_ss.add(when: 'CONFIG_RISCV_IMSIC', if_true: files('riscv_imsic.c')) specific_ss.add(when: 'CONFIG_SIFIVE_PLIC', if_true: files('sifive_plic.c')) specific_ss.add(when: 'CONFIG_XICS', if_true: files('xics.c')) specific_ss.add(when: ['CONFIG_KVM', 'CONFIG_XICS'], diff --git a/hw/intc/riscv_imsic.c b/hw/intc/riscv_imsic.c new file mode 100644 index 0000000000..f33e35986b --- /dev/null +++ b/hw/intc/riscv_imsic.c @@ -0,0 +1,443 @@ +/* + * RISC-V IMSIC (Incoming Message Signaled Interrupt Controller) + * + * Copyright (c) 2021 Western Digital Corporation or its affiliates. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see . + */ + +#include "qemu/osdep.h" +#include "qapi/error.h" +#include "qemu/log.h" +#include "qemu/module.h" +#include "qemu/error-report.h" +#include "qemu/bswap.h" +#include "exec/address-spaces.h" +#include "hw/sysbus.h" +#include "hw/pci/msi.h" +#include "hw/boards.h" +#include "hw/qdev-properties.h" +#include "hw/intc/riscv_imsic.h" +#include "hw/irq.h" +#include "target/riscv/cpu.h" +#include "target/riscv/cpu_bits.h" +#include "sysemu/sysemu.h" +#include "migration/vmstate.h" + +#define IMSIC_MMIO_PAGE_LE 0x00 +#define IMSIC_MMIO_PAGE_BE 0x04 + +#define IMSIC_MIN_ID ((IMSIC_EIPx_BITS * 2) - 1) +#define IMSIC_MAX_ID (IMSIC_TOPEI_IID_MASK) + +#define IMSIC_EISTATE_PENDING (1U << 0) +#define IMSIC_EISTATE_ENABLED (1U << 1) +#define IMSIC_EISTATE_ENPEND (IMSIC_EISTATE_ENABLED | \ + IMSIC_EISTATE_PENDING) + +static uint32_t riscv_imsic_topei(RISCVIMSICState *imsic, uint32_t page) +{ + uint32_t i, max_irq, base; + + base = page * imsic->num_irqs; + max_irq = (imsic->num_irqs < imsic->eithreshold[page]) ? + imsic->num_irqs : imsic->eithreshold[page]; + for (i = 1; i < max_irq; i++) { + if ((imsic->eistate[base + i] & IMSIC_EISTATE_ENPEND) == + IMSIC_EISTATE_ENPEND) { + return (i << IMSIC_TOPEI_IID_SHIFT) | i; + } + } + + return 0; +} + +static void riscv_imsic_update(RISCVIMSICState *imsic, uint32_t page) +{ + if (imsic->eidelivery[page] && riscv_imsic_topei(imsic, page)) { + qemu_irq_raise(imsic->external_irqs[page]); + } else { + qemu_irq_lower(imsic->external_irqs[page]); + } +} + +static int riscv_imsic_eidelivery_rmw(RISCVIMSICState *imsic, uint32_t page, + target_ulong *val, + target_ulong new_val, + target_ulong wr_mask) +{ + target_ulong old_val = imsic->eidelivery[page]; + + if (val) { + *val = old_val; + } + + wr_mask &= 0x1; + imsic->eidelivery[page] = (old_val & ~wr_mask) | (new_val & wr_mask); + + riscv_imsic_update(imsic, page); + return 0; +} + +static int riscv_imsic_eithreshold_rmw(RISCVIMSICState *imsic, uint32_t page, + target_ulong *val, + target_ulong new_val, + target_ulong wr_mask) +{ + target_ulong old_val = imsic->eithreshold[page]; + + if (val) { + *val = old_val; + } + + wr_mask &= IMSIC_MAX_ID; + imsic->eithreshold[page] = (old_val & ~wr_mask) | (new_val & wr_mask); + + riscv_imsic_update(imsic, page); + return 0; +} + +static int riscv_imsic_topei_rmw(RISCVIMSICState *imsic, uint32_t page, + target_ulong *val, target_ulong new_val, + target_ulong wr_mask) +{ + uint32_t base, topei = riscv_imsic_topei(imsic, page); + + /* Read pending and enabled interrupt with highest priority */ + if (val) { + *val = topei; + } + + /* Writes ignore value and clear top pending interrupt */ + if (topei && wr_mask) { + topei >>= IMSIC_TOPEI_IID_SHIFT; + base = page * imsic->num_irqs; + if (topei) { + imsic->eistate[base + topei] &= ~IMSIC_EISTATE_PENDING; + } + + riscv_imsic_update(imsic, page); + } + + return 0; +} + +static int riscv_imsic_eix_rmw(RISCVIMSICState *imsic, uint32_t page, + uint32_t num, bool pend, target_ulong *val, + target_ulong new_val, target_ulong wr_mask) +{ + uint32_t i, base; + target_ulong mask; + uint32_t state = (pend) ? IMSIC_EISTATE_PENDING : IMSIC_EISTATE_ENABLED; + +#if TARGET_LONG_BITS == 64 + if (num & 0x1) { + return -EINVAL; + } + num >>= 1; +#endif + + if (num >= (imsic->num_irqs / TARGET_LONG_BITS)) { + return -EINVAL; + } + base = (page * imsic->num_irqs) + (num * TARGET_LONG_BITS); + + if (val) { + *val = 0; + for (i = 0; i < TARGET_LONG_BITS; i++) { + mask = (target_ulong)1 << i; + *val |= (imsic->eistate[base + i] & state) ? mask : 0; + } + } + + for (i = 0; i < TARGET_LONG_BITS; i++) { + /* Bit0 of eip0 and eie0 are read-only zero */ + if (!num && !i) { + continue; + } + + mask = (target_ulong)1 << i; + if (wr_mask & mask) { + if (new_val & mask) { + imsic->eistate[base + i] |= state; + } else { + imsic->eistate[base + i] &= ~state; + } + } + } + + riscv_imsic_update(imsic, page); + return 0; +} + +static int riscv_imsic_rmw(void *arg, target_ulong reg, target_ulong *val, + target_ulong new_val, target_ulong wr_mask) +{ + RISCVIMSICState *imsic = arg; + uint32_t isel, priv, virt, vgein, page; + + priv = AIA_IREG_PRIV(reg); + virt = AIA_IREG_VIRT(reg); + isel = AIA_IREG_ISEL(reg); + vgein = AIA_IREG_VGEIN(reg); + + if (imsic->mmode) { + if (priv == PRV_M && !virt) { + page = 0; + } else { + goto err; + } + } else { + if (priv == PRV_S) { + if (virt) { + if (vgein && vgein < imsic->num_pages) { + page = vgein; + } else { + goto err; + } + } else { + page = 0; + } + } else { + goto err; + } + } + + switch (isel) { + case ISELECT_IMSIC_EIDELIVERY: + return riscv_imsic_eidelivery_rmw(imsic, page, val, + new_val, wr_mask); + case ISELECT_IMSIC_EITHRESHOLD: + return riscv_imsic_eithreshold_rmw(imsic, page, val, + new_val, wr_mask); + case ISELECT_IMSIC_TOPEI: + return riscv_imsic_topei_rmw(imsic, page, val, new_val, wr_mask); + case ISELECT_IMSIC_EIP0 ... ISELECT_IMSIC_EIP63: + return riscv_imsic_eix_rmw(imsic, page, isel - ISELECT_IMSIC_EIP0, + true, val, new_val, wr_mask); + case ISELECT_IMSIC_EIE0 ... ISELECT_IMSIC_EIE63: + return riscv_imsic_eix_rmw(imsic, page, isel - ISELECT_IMSIC_EIE0, + false, val, new_val, wr_mask); + default: + break; + }; + +err: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Invalid register priv=%d virt=%d isel=%d vgein=%d\n", + __func__, priv, virt, isel, vgein); + return -EINVAL; +} + +static uint64_t riscv_imsic_read(void *opaque, hwaddr addr, unsigned size) +{ + RISCVIMSICState *imsic = opaque; + + /* Reads must be 4 byte words */ + if ((addr & 0x3) != 0) { + goto err; + } + + /* Reads cannot be out of range */ + if (addr > IMSIC_MMIO_SIZE(imsic->num_pages)) { + goto err; + } + + return 0; + +err: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Invalid register read 0x%" HWADDR_PRIx "\n", + __func__, addr); + return 0; +} + +static void riscv_imsic_write(void *opaque, hwaddr addr, uint64_t value, + unsigned size) +{ + RISCVIMSICState *imsic = opaque; + uint32_t page; + + /* Writes must be 4 byte words */ + if ((addr & 0x3) != 0) { + goto err; + } + + /* Writes cannot be out of range */ + if (addr > IMSIC_MMIO_SIZE(imsic->num_pages)) { + goto err; + } + + /* Writes only supported for MSI little-endian registers */ + page = addr >> IMSIC_MMIO_PAGE_SHIFT; + if ((addr & (IMSIC_MMIO_PAGE_SZ - 1)) == IMSIC_MMIO_PAGE_LE) { + if (value && (value < imsic->num_irqs)) { + imsic->eistate[(page * imsic->num_irqs) + value] |= + IMSIC_EISTATE_PENDING; + } + } + + /* Update CPU external interrupt status */ + riscv_imsic_update(imsic, page); + + return; + +err: + qemu_log_mask(LOG_GUEST_ERROR, + "%s: Invalid register write 0x%" HWADDR_PRIx "\n", + __func__, addr); +} + +static const MemoryRegionOps riscv_imsic_ops = { + .read = riscv_imsic_read, + .write = riscv_imsic_write, + .endianness = DEVICE_LITTLE_ENDIAN, + .valid = { + .min_access_size = 4, + .max_access_size = 4 + } +}; + +static void riscv_imsic_realize(DeviceState *dev, Error **errp) +{ + RISCVIMSICState *imsic = RISCV_IMSIC(dev); + RISCVCPU *rcpu = RISCV_CPU(qemu_get_cpu(imsic->hartid)); + CPUState *cpu = qemu_get_cpu(imsic->hartid); + CPURISCVState *env = cpu ? cpu->env_ptr : NULL; + + imsic->num_eistate = imsic->num_pages * imsic->num_irqs; + imsic->eidelivery = g_new0(uint32_t, imsic->num_pages); + imsic->eithreshold = g_new0(uint32_t, imsic->num_pages); + imsic->eistate = g_new0(uint32_t, imsic->num_eistate); + + memory_region_init_io(&imsic->mmio, OBJECT(dev), &riscv_imsic_ops, + imsic, TYPE_RISCV_IMSIC, + IMSIC_MMIO_SIZE(imsic->num_pages)); + sysbus_init_mmio(SYS_BUS_DEVICE(dev), &imsic->mmio); + + /* Claim the CPU interrupt to be triggered by this IMSIC */ + if (riscv_cpu_claim_interrupts(rcpu, + (imsic->mmode) ? MIP_MEIP : MIP_SEIP) < 0) { + error_report("%s already claimed", + (imsic->mmode) ? "MEIP" : "SEIP"); + exit(1); + } + + /* Create output IRQ lines */ + imsic->external_irqs = g_malloc(sizeof(qemu_irq) * imsic->num_pages); + qdev_init_gpio_out(dev, imsic->external_irqs, imsic->num_pages); + + /* Force select AIA feature and setup CSR read-modify-write callback */ + if (env) { + riscv_set_feature(env, RISCV_FEATURE_AIA); + if (!imsic->mmode) { + riscv_cpu_set_geilen(env, imsic->num_pages - 1); + } + riscv_cpu_set_aia_ireg_rmw_fn(env, (imsic->mmode) ? PRV_M : PRV_S, + riscv_imsic_rmw, imsic); + } + + msi_nonbroken = true; +} + +static Property riscv_imsic_properties[] = { + DEFINE_PROP_BOOL("mmode", RISCVIMSICState, mmode, 0), + DEFINE_PROP_UINT32("hartid", RISCVIMSICState, hartid, 0), + DEFINE_PROP_UINT32("num-pages", RISCVIMSICState, num_pages, 0), + DEFINE_PROP_UINT32("num-irqs", RISCVIMSICState, num_irqs, 0), + DEFINE_PROP_END_OF_LIST(), +}; + +static const VMStateDescription vmstate_riscv_imsic = { + .name = "riscv_imsic", + .version_id = 1, + .minimum_version_id = 1, + .fields = (VMStateField[]) { + VMSTATE_VARRAY_UINT32(eidelivery, RISCVIMSICState, + num_pages, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(eithreshold, RISCVIMSICState, + num_pages, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_VARRAY_UINT32(eistate, RISCVIMSICState, + num_eistate, 0, + vmstate_info_uint32, uint32_t), + VMSTATE_END_OF_LIST() + } +}; + +static void riscv_imsic_class_init(ObjectClass *klass, void *data) +{ + DeviceClass *dc = DEVICE_CLASS(klass); + + device_class_set_props(dc, riscv_imsic_properties); + dc->realize = riscv_imsic_realize; + dc->vmsd = &vmstate_riscv_imsic; +} + +static const TypeInfo riscv_imsic_info = { + .name = TYPE_RISCV_IMSIC, + .parent = TYPE_SYS_BUS_DEVICE, + .instance_size = sizeof(RISCVIMSICState), + .class_init = riscv_imsic_class_init, +}; + +static void riscv_imsic_register_types(void) +{ + type_register_static(&riscv_imsic_info); +} + +type_init(riscv_imsic_register_types) + +/* + * Create IMSIC device. + */ +DeviceState *riscv_imsic_create(hwaddr addr, uint32_t hartid, bool mmode, + uint32_t num_pages, uint32_t num_ids) +{ + DeviceState *dev = qdev_new(TYPE_RISCV_IMSIC); + CPUState *cpu = qemu_get_cpu(hartid); + uint32_t i; + + assert(!(addr & (IMSIC_MMIO_PAGE_SZ - 1))); + if (mmode) { + assert(num_pages == 1); + } else { + assert(num_pages >= 1 && num_pages <= (IRQ_LOCAL_GUEST_MAX + 1)); + } + assert(IMSIC_MIN_ID <= num_ids); + assert(num_ids <= IMSIC_MAX_ID); + assert((num_ids & IMSIC_MIN_ID) == IMSIC_MIN_ID); + + qdev_prop_set_bit(dev, "mmode", mmode); + qdev_prop_set_uint32(dev, "hartid", hartid); + qdev_prop_set_uint32(dev, "num-pages", num_pages); + qdev_prop_set_uint32(dev, "num-irqs", num_ids + 1); + + sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal); + sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, addr); + + for (i = 0; i < num_pages; i++) { + if (!i) { + qdev_connect_gpio_out_named(dev, NULL, i, + qdev_get_gpio_in(DEVICE(cpu), + (mmode) ? IRQ_M_EXT : IRQ_S_EXT)); + } else { + qdev_connect_gpio_out_named(dev, NULL, i, + qdev_get_gpio_in(DEVICE(cpu), + IRQ_LOCAL_MAX + i - 1)); + } + } + + return dev; +} diff --git a/include/hw/intc/riscv_imsic.h b/include/hw/intc/riscv_imsic.h new file mode 100644 index 0000000000..58c2aaa8dc --- /dev/null +++ b/include/hw/intc/riscv_imsic.h @@ -0,0 +1,68 @@ +/* + * RISC-V IMSIC (Incoming Message Signal Interrupt Controller) interface + * + * Copyright (c) 2021 Western Digital Corporation or its affiliates. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * You should have received a copy of the GNU General Public License along with + * this program. If not, see . + */ + +#ifndef HW_RISCV_IMSIC_H +#define HW_RISCV_IMSIC_H + +#include "hw/sysbus.h" +#include "qom/object.h" + +#define TYPE_RISCV_IMSIC "riscv.imsic" + +typedef struct RISCVIMSICState RISCVIMSICState; +DECLARE_INSTANCE_CHECKER(RISCVIMSICState, RISCV_IMSIC, TYPE_RISCV_IMSIC) + +#define IMSIC_MMIO_PAGE_SHIFT 12 +#define IMSIC_MMIO_PAGE_SZ (1UL << IMSIC_MMIO_PAGE_SHIFT) +#define IMSIC_MMIO_SIZE(__num_pages) ((__num_pages) * IMSIC_MMIO_PAGE_SZ) + +#define IMSIC_MMIO_HART_GUEST_MAX_BTIS 6 +#define IMSIC_MMIO_GROUP_MIN_SHIFT 24 + +#define IMSIC_HART_NUM_GUESTS(__guest_bits) \ + (1U << (__guest_bits)) +#define IMSIC_HART_SIZE(__guest_bits) \ + (IMSIC_HART_NUM_GUESTS(__guest_bits) * IMSIC_MMIO_PAGE_SZ) +#define IMSIC_GROUP_NUM_HARTS(__hart_bits) \ + (1U << (__hart_bits)) +#define IMSIC_GROUP_SIZE(__hart_bits, __guest_bits) \ + (IMSIC_GROUP_NUM_HARTS(__hart_bits) * IMSIC_HART_SIZE(__guest_bits)) + +struct RISCVIMSICState { + /*< private >*/ + SysBusDevice parent_obj; + qemu_irq *external_irqs; + + /*< public >*/ + MemoryRegion mmio; + uint32_t num_eistate; + uint32_t *eidelivery; + uint32_t *eithreshold; + uint32_t *eistate; + + /* config */ + bool mmode; + uint32_t hartid; + uint32_t num_pages; + uint32_t num_irqs; +}; + +DeviceState *riscv_imsic_create(hwaddr addr, uint32_t hartid, bool mmode, + uint32_t num_pages, uint32_t num_ids); + +#endif From patchwork Thu Sep 2 11:25:19 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523680 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=XGiTPuXl; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=FzvmjYNx; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fjB3Vq4z9sVw for ; Thu, 2 Sep 2021 22:03:58 +1000 (AEST) Received: from localhost ([::1]:38206 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlRk-0006Yw-80 for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 08:03:56 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47826) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLks7-0002i4-1T; Thu, 02 Sep 2021 07:27:07 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26552) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLks1-00036k-SL; Thu, 02 Sep 2021 07:27:06 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630582021; x=1662118021; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=E20kRSRU11NVpZoAYlJk4f+4iyaLPcyFV4uEzNeSMys=; b=XGiTPuXlszrZvI8u0IFTVoENkrELg2RjYkmEmwsyxrvowckllawI/nUQ wuUTpFRviT4dxWRhtJYV5IytyrXUbTqKHGz0g7eCfjaaXirhiyxLEg0wY OHFmPetYOEiJl4bhm+nad05I1h7Oybx4NWlmNm1WiMywSTi85fxRZPyw0 o0ZahQ1NqAsTmeA6h0BnITSEI1Hocn8DSIcbP/fdIR23BFEGtJVKmbjWf mYrXVGRL8tAAIKbaLelksy5Ckue9w/NG+OZgqOsCQ42W8vd6E6paRZZWS NiRmvv47IfN126DWnFH5dlEyIqSatzjSEew51hrSANCUTelFTilb6Zqov A==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644652" Received: from mail-dm6nam08lp2040.outbound.protection.outlook.com (HELO NAM04-DM6-obe.outbound.protection.outlook.com) ([104.47.73.40]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:26:59 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=bfeTXGq2eyNCr+tX/OcLoHnEH+7NwmP+dIzL5C+RCTz9oBFnnwBkxmfl9V6dFVXEZi5P7PgoblFz6Y0Nl0pQ13R8gSE0Z5jp6UpFM8amEunrJaQQ65ZcBKtlv8CytRDa77IZ5uk2ImT1PB7F6+tmuG9c09y871+q9jB1m9RFNRxp+2u/VnxE8v/1IWg+gzgJevp2twr7XLg8yfb39UGhFMg5BUad2/Y8JGzbcOHjNTrvSFshE4a6hzdym+Ld8XEdHStaDMrU9fZHkyYkxopoHAkdozaaNIn0UDqzklF+cfD7zej6Rv4iPCD0pXxaWHxovtG9G2fp/D3N5uh/JHb1Jw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=fcbKF7SE/3QnZ79Sn9QjdiBOweMf+QYw8gXeT7xCNuk=; b=HuMWxp2whAEzcCFzB+JAzWt481JaAHGWey7FLqwO7597ouwDc9IKmx6XtKTguxBx5gzYXkGgtltK/fXNlQxlpT0BrvYI6N5PjnRqCth4Og7CdJqVx/cqDJepY7tpfzoX+c9X/7PCOfw6JFxx3FEydRevXZ+GNt6fV9SbQAevi3wOue+m3vs+yKy7ajAUhSGU235gZ83Pcfj25niD2fndcvpWzGIpcibCoA8hsJA0TV0eqgvowaB1J20zdbcEBJwFkxCT2apgUaFyyiEKJhBQZuJmEC8SCVbS8nf55qMsopoqvaDC7loblKISnu7gmSzGWghuepUg7KPYEO28DnQyZg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=fcbKF7SE/3QnZ79Sn9QjdiBOweMf+QYw8gXeT7xCNuk=; b=FzvmjYNx1n0clI/N6CHguPlnPUfwV45xI997eYTattX2f6EujXiN+ppL7nr2416och28ACkVGptYwVen+S7KZ5cfXsrh+OhI67m29amv5Lt7dZb8+yEJnoCKsiTsFm9PSEGwwyXR8sTyIksoGdPHRKVIWBaiK6GMpsip90sk0jQ= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7891.namprd04.prod.outlook.com (2603:10b6:5:35b::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.17; Thu, 2 Sep 2021 11:26:57 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:26:57 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 21/22] hw/riscv: virt: Add optional AIA IMSIC support to virt machine Date: Thu, 2 Sep 2021 16:55:19 +0530 Message-Id: <20210902112520.475901-22-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:54 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f5cfb520-4d21-416e-b499-08d96e0492e0 X-MS-TrafficTypeDiagnostic: CO6PR04MB7891: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:935; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 4a9Hj7iYqgg5cjqtWZpuOJYSTvapZtwkWc1OIiVzdbsyXwjNFFz6t8tBArKRUdZ2wQz6WXuA9bvLKWLTT842qWw4pu7+oRyDySdHzPW4drVxWThXUBaLG2fh6v4RoKigFDgRvS/u9I9RtAhct2mKjWGV2QLNlBubguqVSGjmFRmewzZ6uQhbIiPee7Mh98XtP6be5CEfwfo45YVm75nU4GpxRO2te9Qpcgu8Sa87OyBP50PIpfI6IXWQ9zuvWTAfRBP4/FMsUV0EGurWhAXyqFaU5XP6DZ8QxZjQn13KZOJseoo0ZrFHk7GoiLFS7eGzv84k56rYarpx+VSHoo0Yth0LGcoa2kCGcV6wW8mYwuFUgGOXdwqeAMNDtwQ0Yj+c9PgXBQ/srsYzmr2SJ3CK5unzguYJVUfp8DzEzoHzWjs3SCh6V7ioVtRL1LKeQ3uy3dWCZyBO08LUZth65kOhNJbx45iG7TzpQO8kXwPOAzwVTWfNOwwOfxBspzFoCj3N+FpkE4my2zLIp37yYkuYuBIhddhhPUZSAK14lbbhB9na/W4SXF1SsQ+3OTEmxJMAbaodLVWH3LsAmi0q6IpoThxZGNTQC+9iLLm47OK803yRttALwDLnA3wl6NQP8jW2ATBd89Zx24UPC09XJdCVaVkdIn1LrY5KnfeBcCd95gLLM6nrPxvqFEV6dph5UVjWSPSaDhwncA8DMmD1uKwaiA== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(346002)(376002)(39860400002)(396003)(136003)(38350700002)(7696005)(83380400001)(5660300002)(52116002)(186003)(8886007)(38100700002)(6666004)(8676002)(8936002)(110136005)(316002)(36756003)(55016002)(54906003)(66946007)(66476007)(30864003)(66556008)(86362001)(4326008)(1076003)(44832011)(2616005)(478600001)(26005)(956004)(2906002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 82sHywIC5kXIK9sp58F1NmWQk86qjFRU3FE7FIzgdb7tTmrpYy+i8aMtXUM4uAAqghWR9OzU9zUFlLgxY0Tmd8hOCdmoeS6mmLLSuMdg/G+AktLAzuJ/G8+z3jOv6zFh3yZ6yeIngFNQLtyr5C9hUsuqWgOLCdrO2N7ufCxiMxMbNaFtPSOShCc38rsMCXQBB04coTTud9IfMKfI5CVOdl+ZA5iuFpgUupkIxW0VE/TvmKE1yw9gim7T/bDTKJtxq+4Zv8R8a0Vd1pCUA5IDlX7ooOC37k/viqnVCfLmBSznczlM7gn6rAaKhCiXbiLD16KERpNFUPpWOQFJ0YFxis1QnHVYX1wQP1Ug98P291GW87gCH8070E8lLxyzUS91ipb2jM8D97YPy3fjPGYk6hZ6OMMgfsluPGGj+3w7qc68+kh7jyeB2HOcRAPnns3oaR8oQhvH9zXVY0qGeOGhVta5tI1CeqYfKchaPqEXdoERDycBLce989FRivN2OD14uHAVTXq/twd6s3pkuz7bglKiAQjwnyTZ6T+8giw3tDDipg5HBf3evqFBTv+Vf+/lV6Txv9IAG7cYrYvLudmToI5LCrYhTmPY2gqmAih1a9z/pT1gj69quCH7cj2g32VEHtuAhJawG/9Pv1rUOGKkU1QVa2HSPusXw3UiOjqRrSEW9zE2LeEB7Pcg1SIPqD1lz63fDxsvvU4Lo/APuDycGjPDRz8pUbwan6a7yvnWv68qaWKS7rJPpB9aynM4yU2hQP9JmQFjed6n+Vfu85srNmJ4OTivDc46YSNzzMPnrDXgZnyt8lSKm2OKROmw/lPI6EW5c6k1gZlS6Xlt7fQvU5SxTY1ngCZaBsOjqur2P2yaDPhGEzFQloDMI841DsDPhdzHJdVGzZN7sv4g/9A2blIHWMiEhcNViY5sY7pqKwUZVGl5oCESQDf7i/oEuvRBwH5pjotblu62u2nn/W6lN7JszN30sV+G1E9IfKPuCCRm8/B6ngf16KbIZ6B15+Z/1GzS/j+s3SxVqd3vcBIEULLRfDh37KojH50fVZANj080JDMItzPNDHSEpn1Hzhlaxd6s/sOF6+W1IeFJqb8tXcj/lvLshFFWg9b3DNX2R01LQ09FZ0rc/uA706Cxgy+3NX3E1HY50h9+1pJeEr3oU5IxtIujEpyd+U4Lgwhiojl0vjgIG1g0BV3cpOPinu8Ubut/z9lkwE5wa5ubIcpQo2tBvnoU4rqcRPMLxInNiId/4bf+JRBl9v/qh4xDt8Z9Irl6PqRSLm6WKC0VJ0m5iHoUHZynxzP10zVrgOAGHecb5kRPQfr+B2AI9a3zPsxz X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: f5cfb520-4d21-416e-b499-08d96e0492e0 X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:26:57.6025 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: OivWNqlAdQuqafwkcp9HEtZ6vTCot2WT72MTANh6hPQ4qLekXTiDes0DCjgwLTE/Rmv+vhqB2YoFMKMHCPvjcA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7891 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -43 X-Spam_score: -4.4 X-Spam_bar: ---- X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" We extend virt machine to emulate both AIA IMSIC and AIA APLIC devices only when "aia=aplic-imsic" parameter is passed along with machine name in the QEMU command-line. The AIA IMSIC is only a per-HART MSI controller so we use AIA APLIC in MSI-mode to forward all wired interrupts as MSIs to the AIA IMSIC. We also provide "aia-guests=" parameter which can be used to specify number of VS-level AIA IMSIC Guests MMIO pages for each HART. Signed-off-by: Anup Patel --- hw/riscv/Kconfig | 1 + hw/riscv/virt.c | 430 ++++++++++++++++++++++++++++++++-------- include/hw/riscv/virt.h | 16 +- 3 files changed, 363 insertions(+), 84 deletions(-) diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig index ed6630f646..dfbed3cc6e 100644 --- a/hw/riscv/Kconfig +++ b/hw/riscv/Kconfig @@ -43,6 +43,7 @@ config RISCV_VIRT select SERIAL select RISCV_ACLINT select RISCV_APLIC + select RISCV_IMSIC select SIFIVE_PLIC select SIFIVE_TEST select VIRTIO_MMIO diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c index 8cc1fb3e1c..f9ddc4073f 100644 --- a/hw/riscv/virt.c +++ b/hw/riscv/virt.c @@ -34,6 +34,7 @@ #include "hw/riscv/numa.h" #include "hw/intc/riscv_aclint.h" #include "hw/intc/riscv_aplic.h" +#include "hw/intc/riscv_imsic.h" #include "hw/intc/sifive_plic.h" #include "hw/misc/sifive_test.h" #include "chardev/char.h" @@ -43,6 +44,13 @@ #include "hw/pci-host/gpex.h" #include "hw/display/ramfb.h" +#define VIRT_IMSIC_GROUP_MAX_SIZE (1U << IMSIC_MMIO_GROUP_MIN_SHIFT) +#define VIRT_IMSIC_MAX_SIZE (VIRT_SOCKETS_MAX * \ + VIRT_IMSIC_GROUP_MAX_SIZE) +#if 0x4000000 < VIRT_IMSIC_MAX_SIZE +#error "Can't accomodate IMSIC in address space" +#endif + static const MemMapEntry virt_memmap[] = { [VIRT_DEBUG] = { 0x0, 0x100 }, [VIRT_MROM] = { 0x1000, 0xf000 }, @@ -58,6 +66,8 @@ static const MemMapEntry virt_memmap[] = { [VIRT_VIRTIO] = { 0x10001000, 0x1000 }, [VIRT_FW_CFG] = { 0x10100000, 0x18 }, [VIRT_FLASH] = { 0x20000000, 0x4000000 }, + [VIRT_IMSIC_M] = { 0x24000000, 0x4000000 }, + [VIRT_IMSIC_S] = { 0x28000000, 0x4000000 }, [VIRT_PCIE_ECAM] = { 0x30000000, 0x10000000 }, [VIRT_PCIE_MMIO] = { 0x40000000, 0x40000000 }, [VIRT_DRAM] = { 0x80000000, 0x0 }, @@ -309,7 +319,7 @@ static void create_fdt_socket_aclint(RISCVVirtState *s, { int cpu; char *name; - unsigned long addr; + unsigned long addr, size; uint32_t aclint_cells_size; uint32_t *aclint_mswi_cells; uint32_t *aclint_sswi_cells; @@ -330,29 +340,38 @@ static void create_fdt_socket_aclint(RISCVVirtState *s, } aclint_cells_size = s->soc[socket].num_harts * sizeof(uint32_t) * 2; - addr = memmap[VIRT_CLINT].base + (memmap[VIRT_CLINT].size * socket); - name = g_strdup_printf("/soc/mswi@%lx", addr); - qemu_fdt_add_subnode(mc->fdt, name); - qemu_fdt_setprop_string(mc->fdt, name, "compatible", "riscv,aclint-mswi"); - qemu_fdt_setprop_cells(mc->fdt, name, "reg", - 0x0, addr, 0x0, RISCV_ACLINT_SWI_SIZE); - qemu_fdt_setprop(mc->fdt, name, "interrupts-extended", - aclint_mswi_cells, aclint_cells_size); - qemu_fdt_setprop(mc->fdt, name, "interrupt-controller", NULL, 0); - qemu_fdt_setprop_cell(mc->fdt, name, "#interrupt-cells", 0); - riscv_socket_fdt_write_id(mc, mc->fdt, name, socket); - g_free(name); + if (s->aia_type != VIRT_AIA_TYPE_APLIC_IMSIC) { + addr = memmap[VIRT_CLINT].base + (memmap[VIRT_CLINT].size * socket); + name = g_strdup_printf("/soc/mswi@%lx", addr); + qemu_fdt_add_subnode(mc->fdt, name); + qemu_fdt_setprop_string(mc->fdt, name, "compatible", + "riscv,aclint-mswi"); + qemu_fdt_setprop_cells(mc->fdt, name, "reg", + 0x0, addr, 0x0, RISCV_ACLINT_SWI_SIZE); + qemu_fdt_setprop(mc->fdt, name, "interrupts-extended", + aclint_mswi_cells, aclint_cells_size); + qemu_fdt_setprop(mc->fdt, name, "interrupt-controller", NULL, 0); + qemu_fdt_setprop_cell(mc->fdt, name, "#interrupt-cells", 0); + riscv_socket_fdt_write_id(mc, mc->fdt, name, socket); + g_free(name); + } - addr = memmap[VIRT_CLINT].base + RISCV_ACLINT_SWI_SIZE + - (memmap[VIRT_CLINT].size * socket); + if (s->aia_type == VIRT_AIA_TYPE_APLIC_IMSIC) { + addr = memmap[VIRT_CLINT].base + + (RISCV_ACLINT_DEFAULT_MTIMER_SIZE * socket); + size = RISCV_ACLINT_DEFAULT_MTIMER_SIZE; + } else { + addr = memmap[VIRT_CLINT].base + RISCV_ACLINT_SWI_SIZE + + (memmap[VIRT_CLINT].size * socket); + size = memmap[VIRT_CLINT].size - RISCV_ACLINT_SWI_SIZE; + } name = g_strdup_printf("/soc/mtimer@%lx", addr); qemu_fdt_add_subnode(mc->fdt, name); qemu_fdt_setprop_string(mc->fdt, name, "compatible", "riscv,aclint-mtimer"); qemu_fdt_setprop_cells(mc->fdt, name, "reg", 0x0, addr + RISCV_ACLINT_DEFAULT_MTIME, - 0x0, memmap[VIRT_CLINT].size - RISCV_ACLINT_SWI_SIZE - - RISCV_ACLINT_DEFAULT_MTIME, + 0x0, size - RISCV_ACLINT_DEFAULT_MTIME, 0x0, addr + RISCV_ACLINT_DEFAULT_MTIMECMP, 0x0, RISCV_ACLINT_DEFAULT_MTIME); qemu_fdt_setprop(mc->fdt, name, "interrupts-extended", @@ -360,19 +379,22 @@ static void create_fdt_socket_aclint(RISCVVirtState *s, riscv_socket_fdt_write_id(mc, mc->fdt, name, socket); g_free(name); - addr = memmap[VIRT_ACLINT_SSWI].base + - (memmap[VIRT_ACLINT_SSWI].size * socket); - name = g_strdup_printf("/soc/sswi@%lx", addr); - qemu_fdt_add_subnode(mc->fdt, name); - qemu_fdt_setprop_string(mc->fdt, name, "compatible", "riscv,aclint-sswi"); - qemu_fdt_setprop_cells(mc->fdt, name, "reg", - 0x0, addr, 0x0, memmap[VIRT_ACLINT_SSWI].size); - qemu_fdt_setprop(mc->fdt, name, "interrupts-extended", - aclint_sswi_cells, aclint_cells_size); - qemu_fdt_setprop(mc->fdt, name, "interrupt-controller", NULL, 0); - qemu_fdt_setprop_cell(mc->fdt, name, "#interrupt-cells", 0); - riscv_socket_fdt_write_id(mc, mc->fdt, name, socket); - g_free(name); + if (s->aia_type != VIRT_AIA_TYPE_APLIC_IMSIC) { + addr = memmap[VIRT_ACLINT_SSWI].base + + (memmap[VIRT_ACLINT_SSWI].size * socket); + name = g_strdup_printf("/soc/sswi@%lx", addr); + qemu_fdt_add_subnode(mc->fdt, name); + qemu_fdt_setprop_string(mc->fdt, name, "compatible", + "riscv,aclint-sswi"); + qemu_fdt_setprop_cells(mc->fdt, name, "reg", + 0x0, addr, 0x0, memmap[VIRT_ACLINT_SSWI].size); + qemu_fdt_setprop(mc->fdt, name, "interrupts-extended", + aclint_sswi_cells, aclint_cells_size); + qemu_fdt_setprop(mc->fdt, name, "interrupt-controller", NULL, 0); + qemu_fdt_setprop_cell(mc->fdt, name, "#interrupt-cells", 0); + riscv_socket_fdt_write_id(mc, mc->fdt, name, socket); + g_free(name); + } g_free(aclint_mswi_cells); g_free(aclint_mtimer_cells); @@ -425,10 +447,145 @@ static void create_fdt_socket_plic(RISCVVirtState *s, g_free(plic_cells); } -static void create_fdt_socket_aia(RISCVVirtState *s, - const MemMapEntry *memmap, int socket, - uint32_t *phandle, uint32_t *intc_phandles, - uint32_t *aplic_phandles) +static uint32_t imsic_num_bits(uint32_t count) +{ + uint32_t ret = 0; + + while (BIT(ret) < count) { + ret++; + } + + return ret; +} + +static void create_fdt_imsic(RISCVVirtState *s, const MemMapEntry *memmap, + uint32_t *phandle, uint32_t *intc_phandles, + uint32_t *msi_m_phandle, uint32_t *msi_s_phandle) +{ + int cpu, socket; + char *imsic_name; + MachineState *mc = MACHINE(s); + uint32_t imsic_max_hart_per_socket, imsic_guest_bits; + uint32_t *imsic_cells, *imsic_regs, imsic_addr, imsic_size; + + *msi_m_phandle = (*phandle)++; + *msi_s_phandle = (*phandle)++; + imsic_cells = g_new0(uint32_t, mc->smp.cpus * 2); + imsic_regs = g_new0(uint32_t, riscv_socket_count(mc) * 4); + + /* M-level IMSIC node */ + for (cpu = 0; cpu < mc->smp.cpus; cpu++) { + imsic_cells[cpu * 2 + 0] = cpu_to_be32(intc_phandles[cpu]); + imsic_cells[cpu * 2 + 1] = cpu_to_be32(IRQ_M_EXT); + } + imsic_max_hart_per_socket = 0; + for (socket = 0; socket < riscv_socket_count(mc); socket++) { + imsic_addr = memmap[VIRT_IMSIC_M].base + + socket * VIRT_IMSIC_GROUP_MAX_SIZE; + imsic_size = IMSIC_HART_SIZE(0) * s->soc[socket].num_harts; + imsic_regs[socket * 4 + 0] = 0; + imsic_regs[socket * 4 + 1] = cpu_to_be32(imsic_addr); + imsic_regs[socket * 4 + 2] = 0; + imsic_regs[socket * 4 + 3] = cpu_to_be32(imsic_size); + if (imsic_max_hart_per_socket < s->soc[socket].num_harts) { + imsic_max_hart_per_socket = s->soc[socket].num_harts; + } + } + imsic_name = g_strdup_printf("/soc/imsics@%lx", + memmap[VIRT_IMSIC_M].base); + qemu_fdt_add_subnode(mc->fdt, imsic_name); + qemu_fdt_setprop_string(mc->fdt, imsic_name, "compatible", + "riscv,imsics"); + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "#interrupt-cells", + FDT_IMSIC_INT_CELLS); + qemu_fdt_setprop(mc->fdt, imsic_name, "interrupt-controller", + NULL, 0); + qemu_fdt_setprop(mc->fdt, imsic_name, "msi-controller", + NULL, 0); + qemu_fdt_setprop(mc->fdt, imsic_name, "interrupts-extended", + imsic_cells, mc->smp.cpus * sizeof(uint32_t) * 2); + qemu_fdt_setprop(mc->fdt, imsic_name, "reg", imsic_regs, + riscv_socket_count(mc) * sizeof(uint32_t) * 4); + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,num-ids", + VIRT_IRQCHIP_NUM_MSIS); + qemu_fdt_setprop_cells(mc->fdt, imsic_name, "imsic,ipi-range", + VIRT_IRQCHIP_BASE_IPI, VIRT_IRQCHIP_NUM_IPIS); + if (riscv_socket_count(mc) > 1) { + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,hart-index-bits", + imsic_num_bits(imsic_max_hart_per_socket)); + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,group-index-bits", + imsic_num_bits(riscv_socket_count(mc))); + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,group-index-shift", + IMSIC_MMIO_GROUP_MIN_SHIFT); + } + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "phandle", *msi_m_phandle); + g_free(imsic_name); + + /* S-level IMSIC node */ + for (cpu = 0; cpu < mc->smp.cpus; cpu++) { + imsic_cells[cpu * 2 + 0] = cpu_to_be32(intc_phandles[cpu]); + imsic_cells[cpu * 2 + 1] = cpu_to_be32(IRQ_S_EXT); + } + imsic_guest_bits = imsic_num_bits(s->aia_guests + 1); + imsic_max_hart_per_socket = 0; + for (socket = 0; socket < riscv_socket_count(mc); socket++) { + imsic_addr = memmap[VIRT_IMSIC_S].base + + socket * VIRT_IMSIC_GROUP_MAX_SIZE; + imsic_size = IMSIC_HART_SIZE(imsic_guest_bits) * + s->soc[socket].num_harts; + imsic_regs[socket * 4 + 0] = 0; + imsic_regs[socket * 4 + 1] = cpu_to_be32(imsic_addr); + imsic_regs[socket * 4 + 2] = 0; + imsic_regs[socket * 4 + 3] = cpu_to_be32(imsic_size); + if (imsic_max_hart_per_socket < s->soc[socket].num_harts) { + imsic_max_hart_per_socket = s->soc[socket].num_harts; + } + } + imsic_name = g_strdup_printf("/soc/imsics@%lx", + memmap[VIRT_IMSIC_S].base); + qemu_fdt_add_subnode(mc->fdt, imsic_name); + qemu_fdt_setprop_string(mc->fdt, imsic_name, "compatible", + "riscv,imsics"); + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "#interrupt-cells", + FDT_IMSIC_INT_CELLS); + qemu_fdt_setprop(mc->fdt, imsic_name, "interrupt-controller", + NULL, 0); + qemu_fdt_setprop(mc->fdt, imsic_name, "msi-controller", + NULL, 0); + qemu_fdt_setprop(mc->fdt, imsic_name, "interrupts-extended", + imsic_cells, mc->smp.cpus * sizeof(uint32_t) * 2); + qemu_fdt_setprop(mc->fdt, imsic_name, "reg", imsic_regs, + riscv_socket_count(mc) * sizeof(uint32_t) * 4); + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,num-ids", + VIRT_IRQCHIP_NUM_MSIS); + qemu_fdt_setprop_cells(mc->fdt, imsic_name, "imsic,ipi-range", + VIRT_IRQCHIP_BASE_IPI, VIRT_IRQCHIP_NUM_IPIS); + if (imsic_guest_bits) { + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,guest-index-bits", + imsic_guest_bits); + } + if (riscv_socket_count(mc) > 1) { + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,hart-index-bits", + imsic_num_bits(imsic_max_hart_per_socket)); + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,group-index-bits", + imsic_num_bits(riscv_socket_count(mc))); + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "imsic,group-index-shift", + IMSIC_MMIO_GROUP_MIN_SHIFT); + } + qemu_fdt_setprop_cell(mc->fdt, imsic_name, "phandle", *msi_s_phandle); + g_free(imsic_name); + + g_free(imsic_regs); + g_free(imsic_cells); +} + +static void create_fdt_socket_aplic(RISCVVirtState *s, + const MemMapEntry *memmap, int socket, + uint32_t msi_m_phandle, + uint32_t msi_s_phandle, + uint32_t *phandle, + uint32_t *intc_phandles, + uint32_t *aplic_phandles) { int cpu; char *aplic_name; @@ -454,8 +611,13 @@ static void create_fdt_socket_aia(RISCVVirtState *s, qemu_fdt_setprop_cell(mc->fdt, aplic_name, "#interrupt-cells", FDT_APLIC_INT_CELLS); qemu_fdt_setprop(mc->fdt, aplic_name, "interrupt-controller", NULL, 0); - qemu_fdt_setprop(mc->fdt, aplic_name, "interrupts-extended", - aplic_cells, s->soc[socket].num_harts * sizeof(uint32_t) * 2); + if (s->aia_type == VIRT_AIA_TYPE_APLIC) { + qemu_fdt_setprop(mc->fdt, aplic_name, "interrupts-extended", + aplic_cells, s->soc[socket].num_harts * sizeof(uint32_t) * 2); + } else { + qemu_fdt_setprop_cell(mc->fdt, aplic_name, "msi-parent", + msi_m_phandle); + } qemu_fdt_setprop_cells(mc->fdt, aplic_name, "reg", 0x0, aplic_addr, 0x0, memmap[VIRT_APLIC_M].size); qemu_fdt_setprop_cell(mc->fdt, aplic_name, "aplic,num-sources", @@ -481,8 +643,13 @@ static void create_fdt_socket_aia(RISCVVirtState *s, qemu_fdt_setprop_cell(mc->fdt, aplic_name, "#interrupt-cells", FDT_APLIC_INT_CELLS); qemu_fdt_setprop(mc->fdt, aplic_name, "interrupt-controller", NULL, 0); - qemu_fdt_setprop(mc->fdt, aplic_name, "interrupts-extended", - aplic_cells, s->soc[socket].num_harts * sizeof(uint32_t) * 2); + if (s->aia_type == VIRT_AIA_TYPE_APLIC) { + qemu_fdt_setprop(mc->fdt, aplic_name, "interrupts-extended", + aplic_cells, s->soc[socket].num_harts * sizeof(uint32_t) * 2); + } else { + qemu_fdt_setprop_cell(mc->fdt, aplic_name, "msi-parent", + msi_s_phandle); + } qemu_fdt_setprop_cells(mc->fdt, aplic_name, "reg", 0x0, aplic_addr, 0x0, memmap[VIRT_APLIC_S].size); qemu_fdt_setprop_cell(mc->fdt, aplic_name, "aplic,num-sources", @@ -499,13 +666,14 @@ static void create_fdt_sockets(RISCVVirtState *s, const MemMapEntry *memmap, bool is_32_bit, uint32_t *phandle, uint32_t *irq_mmio_phandle, uint32_t *irq_pcie_phandle, - uint32_t *irq_virtio_phandle) + uint32_t *irq_virtio_phandle, + uint32_t *msi_pcie_phandle) { - int socket; char *clust_name; - uint32_t *intc_phandles; + int socket, phandle_pos; MachineState *mc = MACHINE(s); - uint32_t xplic_phandles[MAX_NODES]; + uint32_t msi_m_phandle = 0, msi_s_phandle = 0; + uint32_t *intc_phandles, xplic_phandles[MAX_NODES]; qemu_fdt_add_subnode(mc->fdt, "/cpus"); qemu_fdt_setprop_cell(mc->fdt, "/cpus", "timebase-frequency", @@ -514,35 +682,53 @@ static void create_fdt_sockets(RISCVVirtState *s, const MemMapEntry *memmap, qemu_fdt_setprop_cell(mc->fdt, "/cpus", "#address-cells", 0x1); qemu_fdt_add_subnode(mc->fdt, "/cpus/cpu-map"); + intc_phandles = g_new0(uint32_t, mc->smp.cpus); + + phandle_pos = mc->smp.cpus; for (socket = (riscv_socket_count(mc) - 1); socket >= 0; socket--) { + phandle_pos -= s->soc[socket].num_harts; + clust_name = g_strdup_printf("/cpus/cpu-map/cluster%d", socket); qemu_fdt_add_subnode(mc->fdt, clust_name); - intc_phandles = g_new0(uint32_t, s->soc[socket].num_harts); - create_fdt_socket_cpus(s, socket, clust_name, phandle, - is_32_bit, intc_phandles); + is_32_bit, &intc_phandles[phandle_pos]); create_fdt_socket_memory(s, memmap, socket); + g_free(clust_name); + if (s->have_aclint) { - create_fdt_socket_aclint(s, memmap, socket, intc_phandles); + create_fdt_socket_aclint(s, memmap, socket, + &intc_phandles[phandle_pos]); } else { - create_fdt_socket_clint(s, memmap, socket, intc_phandles); + create_fdt_socket_clint(s, memmap, socket, + &intc_phandles[phandle_pos]); } + } + + if (s->aia_type == VIRT_AIA_TYPE_APLIC_IMSIC) { + create_fdt_imsic(s, memmap, phandle, intc_phandles, + &msi_m_phandle, &msi_s_phandle); + *msi_pcie_phandle = msi_s_phandle; + } + + phandle_pos = mc->smp.cpus; + for (socket = (riscv_socket_count(mc) - 1); socket >= 0; socket--) { + phandle_pos -= s->soc[socket].num_harts; if (s->aia_type == VIRT_AIA_TYPE_NONE) { create_fdt_socket_plic(s, memmap, socket, phandle, - intc_phandles, xplic_phandles); + &intc_phandles[phandle_pos], xplic_phandles); } else { - create_fdt_socket_aia(s, memmap, socket, phandle, - intc_phandles, xplic_phandles); + create_fdt_socket_aplic(s, memmap, socket, + msi_m_phandle, msi_s_phandle, phandle, + &intc_phandles[phandle_pos], xplic_phandles); } - - g_free(intc_phandles); - g_free(clust_name); } + g_free(intc_phandles); + for (socket = 0; socket < riscv_socket_count(mc); socket++) { if (socket == 0) { *irq_mmio_phandle = xplic_phandles[socket]; @@ -590,7 +776,8 @@ static void create_fdt_virtio(RISCVVirtState *s, const MemMapEntry *memmap, } static void create_fdt_pcie(RISCVVirtState *s, const MemMapEntry *memmap, - uint32_t irq_pcie_phandle) + uint32_t irq_pcie_phandle, + uint32_t msi_pcie_phandle) { char *name; MachineState *mc = MACHINE(s); @@ -610,6 +797,9 @@ static void create_fdt_pcie(RISCVVirtState *s, const MemMapEntry *memmap, qemu_fdt_setprop_cells(mc->fdt, name, "bus-range", 0, memmap[VIRT_PCIE_ECAM].size / PCIE_MMCFG_SIZE_MIN - 1); qemu_fdt_setprop(mc->fdt, name, "dma-coherent", NULL, 0); + if (s->aia_type == VIRT_AIA_TYPE_APLIC_IMSIC) { + qemu_fdt_setprop_cell(mc->fdt, name, "msi-parent", msi_pcie_phandle); + } qemu_fdt_setprop_cells(mc->fdt, name, "reg", 0, memmap[VIRT_PCIE_ECAM].base, 0, memmap[VIRT_PCIE_ECAM].size); qemu_fdt_setprop_sized_cells(mc->fdt, name, "ranges", @@ -735,7 +925,7 @@ static void create_fdt(RISCVVirtState *s, const MemMapEntry *memmap, uint64_t mem_size, const char *cmdline, bool is_32_bit) { MachineState *mc = MACHINE(s); - uint32_t phandle = 1, irq_mmio_phandle = 1; + uint32_t phandle = 1, irq_mmio_phandle = 1, msi_pcie_phandle = 1; uint32_t irq_pcie_phandle = 1, irq_virtio_phandle = 1; if (mc->dtb) { @@ -765,11 +955,12 @@ static void create_fdt(RISCVVirtState *s, const MemMapEntry *memmap, qemu_fdt_setprop_cell(mc->fdt, "/soc", "#address-cells", 0x2); create_fdt_sockets(s, memmap, is_32_bit, &phandle, - &irq_mmio_phandle, &irq_pcie_phandle, &irq_virtio_phandle); + &irq_mmio_phandle, &irq_pcie_phandle, &irq_virtio_phandle, + &msi_pcie_phandle); create_fdt_virtio(s, memmap, irq_virtio_phandle); - create_fdt_pcie(s, memmap, irq_pcie_phandle); + create_fdt_pcie(s, memmap, irq_pcie_phandle, msi_pcie_phandle); create_fdt_reset(s, memmap, &phandle); @@ -902,30 +1093,55 @@ static DeviceState *virt_create_plic(const MemMapEntry *memmap, int socket, return ret; } -static DeviceState *virt_create_aia(RISCVVirtAIAType aia_type, +static DeviceState *virt_create_aia(RISCVVirtAIAType aia_type, int aia_guests, const MemMapEntry *memmap, int socket, int base_hartid, int hart_count) { + int i; + hwaddr addr; + uint32_t guest_bits; DeviceState *aplic_m; + bool msimode = (aia_type == VIRT_AIA_TYPE_APLIC_IMSIC) ? true : false; + + if (msimode) { + /* Per-socket M-level IMSICs */ + addr = memmap[VIRT_IMSIC_M].base + socket * VIRT_IMSIC_GROUP_MAX_SIZE; + for (i = 0; i < hart_count; i++) { + riscv_imsic_create(addr + i * IMSIC_HART_SIZE(0), + base_hartid + i, true, 1, + VIRT_IRQCHIP_NUM_MSIS); + } + + /* Per-socket S-level IMSICs */ + guest_bits = imsic_num_bits(aia_guests + 1); + addr = memmap[VIRT_IMSIC_S].base + socket * VIRT_IMSIC_GROUP_MAX_SIZE; + for (i = 0; i < hart_count; i++) { + riscv_imsic_create(addr + i * IMSIC_HART_SIZE(guest_bits), + base_hartid + i, false, 1 + aia_guests, + VIRT_IRQCHIP_NUM_MSIS); + } + } /* Per-socket M-level APLIC */ aplic_m = riscv_aplic_create( memmap[VIRT_APLIC_M].base + socket * memmap[VIRT_APLIC_M].size, memmap[VIRT_APLIC_M].size, - base_hartid, hart_count, + (msimode) ? 0 : base_hartid, + (msimode) ? 0 : hart_count, VIRT_IRQCHIP_NUM_SOURCES, VIRT_IRQCHIP_NUM_PRIO_BITS, - false, true, NULL); + msimode, true, NULL); if (aplic_m) { /* Per-socket S-level APLIC */ riscv_aplic_create( memmap[VIRT_APLIC_S].base + socket * memmap[VIRT_APLIC_S].size, memmap[VIRT_APLIC_S].size, - base_hartid, hart_count, + (msimode) ? 0 : base_hartid, + (msimode) ? 0 : hart_count, VIRT_IRQCHIP_NUM_SOURCES, VIRT_IRQCHIP_NUM_PRIO_BITS, - false, false, aplic_m); + msimode, false, aplic_m); } return aplic_m; @@ -985,23 +1201,38 @@ static void virt_machine_init(MachineState *machine) hart_count, &error_abort); sysbus_realize(SYS_BUS_DEVICE(&s->soc[i]), &error_abort); - /* Per-socket CLINT */ - riscv_aclint_swi_create( - memmap[VIRT_CLINT].base + i * memmap[VIRT_CLINT].size, - base_hartid, hart_count, false); - riscv_aclint_mtimer_create( - memmap[VIRT_CLINT].base + i * memmap[VIRT_CLINT].size + - RISCV_ACLINT_SWI_SIZE, - RISCV_ACLINT_DEFAULT_MTIMER_SIZE, base_hartid, hart_count, - RISCV_ACLINT_DEFAULT_MTIMECMP, RISCV_ACLINT_DEFAULT_MTIME, - RISCV_ACLINT_DEFAULT_TIMEBASE_FREQ, true); - - /* Per-socket ACLINT SSWI */ if (s->have_aclint) { + if (s->aia_type == VIRT_AIA_TYPE_APLIC_IMSIC) { + /* Per-socket ACLINT MTIMER */ + riscv_aclint_mtimer_create(memmap[VIRT_CLINT].base + + i * RISCV_ACLINT_DEFAULT_MTIMER_SIZE, + RISCV_ACLINT_DEFAULT_MTIMER_SIZE, base_hartid, hart_count, + RISCV_ACLINT_DEFAULT_MTIMECMP, RISCV_ACLINT_DEFAULT_MTIME, + RISCV_ACLINT_DEFAULT_TIMEBASE_FREQ, true); + } else { + /* Per-socket ACLINT MSWI, MTIMER, and SSWI */ + riscv_aclint_swi_create(memmap[VIRT_CLINT].base + + i * memmap[VIRT_CLINT].size, + base_hartid, hart_count, false); + riscv_aclint_mtimer_create(memmap[VIRT_CLINT].base + + i * memmap[VIRT_CLINT].size + RISCV_ACLINT_SWI_SIZE, + RISCV_ACLINT_DEFAULT_MTIMER_SIZE, base_hartid, hart_count, + RISCV_ACLINT_DEFAULT_MTIMECMP, RISCV_ACLINT_DEFAULT_MTIME, + RISCV_ACLINT_DEFAULT_TIMEBASE_FREQ, true); + riscv_aclint_swi_create(memmap[VIRT_ACLINT_SSWI].base + + i * memmap[VIRT_ACLINT_SSWI].size, + base_hartid, hart_count, true); + } + } else { + /* Per-socket SiFive CLINT */ riscv_aclint_swi_create( - memmap[VIRT_ACLINT_SSWI].base + - i * memmap[VIRT_ACLINT_SSWI].size, - base_hartid, hart_count, true); + memmap[VIRT_CLINT].base + i * memmap[VIRT_CLINT].size, + base_hartid, hart_count, false); + riscv_aclint_mtimer_create(memmap[VIRT_CLINT].base + + i * memmap[VIRT_CLINT].size + RISCV_ACLINT_SWI_SIZE, + RISCV_ACLINT_DEFAULT_MTIMER_SIZE, base_hartid, hart_count, + RISCV_ACLINT_DEFAULT_MTIMECMP, RISCV_ACLINT_DEFAULT_MTIME, + RISCV_ACLINT_DEFAULT_TIMEBASE_FREQ, true); } /* Per-socket interrupt controller */ @@ -1009,8 +1240,9 @@ static void virt_machine_init(MachineState *machine) s->irqchip[i] = virt_create_plic(memmap, i, base_hartid, hart_count); } else { - s->irqchip[i] = virt_create_aia(s->aia_type, memmap, i, - base_hartid, hart_count); + s->irqchip[i] = virt_create_aia(s->aia_type, s->aia_guests, + memmap, i, base_hartid, + hart_count); } /* Try to use different IRQCHIP instance based device type */ @@ -1159,6 +1391,27 @@ static void virt_machine_instance_init(Object *obj) { } +static char *virt_get_aia_guests(Object *obj, Error **errp) +{ + RISCVVirtState *s = RISCV_VIRT_MACHINE(obj); + char val[32]; + + sprintf(val, "%d", s->aia_guests); + return g_strdup(val); +} + +static void virt_set_aia_guests(Object *obj, const char *val, Error **errp) +{ + RISCVVirtState *s = RISCV_VIRT_MACHINE(obj); + + s->aia_guests = atoi(val); + if (s->aia_guests < 0 || s->aia_guests > IRQ_LOCAL_GUEST_MAX) { + error_setg(errp, "Invalid number of AIA IMSIC guests"); + error_append_hint(errp, "Valid values be between 0 and 31 (for RV32) " + "or between 0 and 63 (for RV64).\n"); + } +} + static char *virt_get_aia(Object *obj, Error **errp) { RISCVVirtState *s = RISCV_VIRT_MACHINE(obj); @@ -1168,6 +1421,9 @@ static char *virt_get_aia(Object *obj, Error **errp) case VIRT_AIA_TYPE_APLIC: val = "aplic"; break; + case VIRT_AIA_TYPE_APLIC_IMSIC: + val = "aplic-imsic"; + break; default: val = "none"; break; @@ -1184,9 +1440,12 @@ static void virt_set_aia(Object *obj, const char *val, Error **errp) s->aia_type = VIRT_AIA_TYPE_NONE; } else if (!strcmp(val, "aplic")) { s->aia_type = VIRT_AIA_TYPE_APLIC; + } else if (!strcmp(val, "aplic-imsic")) { + s->aia_type = VIRT_AIA_TYPE_APLIC_IMSIC; } else { error_setg(errp, "Invalid AIA interrupt controller type"); - error_append_hint(errp, "Valid values are none, and aplic.\n"); + error_append_hint(errp, "Valid values are none, aplic, and " + "aplic-imsic.\n"); } } @@ -1233,7 +1492,16 @@ static void virt_machine_class_init(ObjectClass *oc, void *data) object_class_property_set_description(oc, "aia", "Set type of AIA interrupt " "conttoller. Valid values are " - "none, and aplic."); + "none, aplic, and aplic-imsic."); + + object_class_property_add_str(oc, "aia-guests", + virt_get_aia_guests, + virt_set_aia_guests); + object_class_property_set_description(oc, "aia-guests", + "Set number of guest MMIO pages " + "for AIA IMSIC. Valid value should " + "be between 0 and 31 (for RV32) or " + "between 0 and 63 (for RV64)."); } static const TypeInfo virt_machine_typeinfo = { diff --git a/include/hw/riscv/virt.h b/include/hw/riscv/virt.h index a26ef4a295..a20b80dd1d 100644 --- a/include/hw/riscv/virt.h +++ b/include/hw/riscv/virt.h @@ -24,8 +24,10 @@ #include "hw/block/flash.h" #include "qom/object.h" -#define VIRT_CPUS_MAX 8 -#define VIRT_SOCKETS_MAX 8 +#define VIRT_CPUS_MAX_BITS 3 +#define VIRT_CPUS_MAX (1 << VIRT_CPUS_MAX_BITS) +#define VIRT_SOCKETS_MAX_BITS 2 +#define VIRT_SOCKETS_MAX (1 << VIRT_SOCKETS_MAX_BITS) #define TYPE_RISCV_VIRT_MACHINE MACHINE_TYPE_NAME("virt") typedef struct RISCVVirtState RISCVVirtState; @@ -35,6 +37,7 @@ DECLARE_INSTANCE_CHECKER(RISCVVirtState, RISCV_VIRT_MACHINE, typedef enum RISCVVirtAIAType { VIRT_AIA_TYPE_NONE=0, VIRT_AIA_TYPE_APLIC, + VIRT_AIA_TYPE_APLIC_IMSIC, } RISCVVirtAIAType; struct RISCVVirtState { @@ -50,6 +53,7 @@ struct RISCVVirtState { int fdt_size; bool have_aclint; RISCVVirtAIAType aia_type; + int aia_guests; }; enum { @@ -65,6 +69,8 @@ enum { VIRT_UART0, VIRT_VIRTIO, VIRT_FW_CFG, + VIRT_IMSIC_M, + VIRT_IMSIC_S, VIRT_FLASH, VIRT_DRAM, VIRT_PCIE_MMIO, @@ -81,7 +87,10 @@ enum { VIRTIO_NDEV = 0x35 /* Arbitrary maximum number of interrupts */ }; -#define VIRT_IRQCHIP_NUM_SOURCES 127 +#define VIRT_IRQCHIP_BASE_IPI 1 +#define VIRT_IRQCHIP_NUM_IPIS 7 +#define VIRT_IRQCHIP_NUM_MSIS 255 +#define VIRT_IRQCHIP_NUM_SOURCES VIRTIO_NDEV #define VIRT_IRQCHIP_NUM_PRIO_BITS 3 #define VIRT_PLIC_HART_CONFIG "MS" @@ -98,6 +107,7 @@ enum { #define FDT_PCI_INT_CELLS 1 #define FDT_PLIC_INT_CELLS 1 #define FDT_APLIC_INT_CELLS 2 +#define FDT_IMSIC_INT_CELLS 0 #define FDT_MAX_INT_CELLS 2 #define FDT_MAX_INT_MAP_WIDTH (FDT_PCI_ADDR_CELLS + FDT_PCI_INT_CELLS + \ 1 + FDT_MAX_INT_CELLS) From patchwork Thu Sep 2 11:25:20 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 1523684 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=wdc.com header.i=@wdc.com header.a=rsa-sha256 header.s=dkim.wdc.com header.b=J2w4fQ9R; dkim=pass (1024-bit key; unprotected) header.d=sharedspace.onmicrosoft.com header.i=@sharedspace.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-sharedspace-onmicrosoft-com header.b=DED9FTHX; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4H0fnn2Xkcz9sVw for ; Thu, 2 Sep 2021 22:07:57 +1000 (AEST) Received: from localhost ([::1]:47384 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1mLlVb-0004jN-4z for incoming@patchwork.ozlabs.org; Thu, 02 Sep 2021 08:07:55 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:47828) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLks7-0002iS-5Y; Thu, 02 Sep 2021 07:27:07 -0400 Received: from esa1.hgst.iphmx.com ([68.232.141.245]:26553) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1mLks4-000372-5j; Thu, 02 Sep 2021 07:27:06 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com; t=1630582024; x=1662118024; h=from:to:cc:subject:date:message-id:in-reply-to: references:content-transfer-encoding:mime-version; bh=IdgGJWa8B5qMRxpz6CE1lHAHsSLo2wkXFplvUQNVEGU=; b=J2w4fQ9REFFy48VXZFkNYw6+yaecXhqZ6uX8fikBsjb+ckzftjih5rmY ytgH9WjsyQshWGWE+45rcd+tA3Y6URMZBWBbW5kHxW5dTRM0HkS5P+t8O Qz5yASsO9VD0FMCbwzyJSE0Y28/F1GL17JcIStVP/zrTBgLTSDp19wFH1 y/cm6npYrFrD3gSxOpAGB7mRSX9tg28aXszLUhc91L7TH7W6A1r3Cu36r iohbdwtcXcYhx7kxH2VpJ4tnxbzK+pCeKJRCCD7SdrM+Pz4Ofe/nTCvvc aUsVAKlamQgP91q0OIHnYr8PirBczuBWPstKBdznrdf52qceJTJBKrMC5 w==; X-IronPort-AV: E=Sophos;i="5.84,372,1620662400"; d="scan'208";a="290644653" Received: from mail-dm6nam08lp2046.outbound.protection.outlook.com (HELO NAM04-DM6-obe.outbound.protection.outlook.com) ([104.47.73.46]) by ob1.hgst.iphmx.com with ESMTP; 02 Sep 2021 19:27:01 +0800 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=JacIYOuAJBuQ1lGBhDszXcNwABVBQJZO4cOi89ItLdp8AkGjSzAH2wNTq7LjVs2TNS6aX39oa+C/CoMnBhU5zeT3xcBowoqXPmZsKjKyhMOfsjTQbsBBU0Ly7MwDysRSRjhvv2ux0/ge7u0evkYTm0GhUjYFKwMIQxR/1Q/4b27d4pRqBgkoTq0wwcYApyuvW5wBRq48sjVuaZWoCiSCS43Xgi9l6zHqASZtIWt8C7EFFp8pyyho4v2ttujNJLe2n3J5isbQx/AWPZAJKTOgttP7eOsjSzKRMo5q5gOOIuMZj5e2+Ksvgb9di8UN6zUMI52xhMDoBcSzTZ77qq6tLA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=czoIut6iEHA5103FmDq1MvuLzVsjm8bGij6D8ANnbtg=; b=e7bhVOOKy0/23Ji/ttdg3jL4d9T2cF17ZB4iG4Mjllp/5H0G02X1cyOxM7vZd+WnU1K4Fq/6ZTe53HAfOV+yffrEhE6Qg0QKthLL6aVnodpKqWgQoHymLHGK+RELr2Nz80b+SHRksiLupro6xLY0eX0TspQl88Q9cnc0m+cXUnCBia4Gsy8B6Q+7oqkZEhOgiEl0Y9C6DntsCLQSt5qKcda+R53KYUsYSti1M42qAg+eYj8cakFhvat9Nokyuz0ZW4jAEz9n4C7qrRUZ7J7oB44zsFVF2wYnAXPNk84MuuWGbyzPJ6uMWO8DlywOjj9QFF9oU5MmBcVe4H8UOFY19A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=wdc.com; dmarc=pass action=none header.from=wdc.com; dkim=pass header.d=wdc.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sharedspace.onmicrosoft.com; s=selector2-sharedspace-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=czoIut6iEHA5103FmDq1MvuLzVsjm8bGij6D8ANnbtg=; b=DED9FTHXwh3YcXjWIO/aQqV9DY0MKB+7ScJVOBhvPI91g0Kb6jG6wh0gbZiVm0/qZp9+E/i0kXWxRd4xhhzmHEOIcyY+8WQ8STcMB0d6xEJ0QeAXxCLbKwywlP7pBO6LBsuAeIuOsmSBQcfAEANL/S/y5LkEks2eBuSHdRZ29Z0= Authentication-Results: linaro.org; dkim=none (message not signed) header.d=none;linaro.org; dmarc=none action=none header.from=wdc.com; Received: from CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) by CO6PR04MB7891.namprd04.prod.outlook.com (2603:10b6:5:35b::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.17; Thu, 2 Sep 2021 11:27:01 +0000 Received: from CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26]) by CO6PR04MB7812.namprd04.prod.outlook.com ([fe80::e035:6de1:cb5a:fe26%6]) with mapi id 15.20.4478.019; Thu, 2 Sep 2021 11:27:01 +0000 From: Anup Patel To: Peter Maydell , Palmer Dabbelt , Alistair Francis , Sagar Karandikar Subject: [PATCH v2 22/22] docs/system: riscv: Document AIA options for virt machine Date: Thu, 2 Sep 2021 16:55:20 +0530 Message-Id: <20210902112520.475901-23-anup.patel@wdc.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210902112520.475901-1-anup.patel@wdc.com> References: <20210902112520.475901-1-anup.patel@wdc.com> X-ClientProxiedBy: MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) To CO6PR04MB7812.namprd04.prod.outlook.com (2603:10b6:303:138::6) MIME-Version: 1.0 Received: from wdc.com (122.167.220.163) by MA1PR01CA0182.INDPRD01.PROD.OUTLOOK.COM (2603:1096:a01:d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4478.19 via Frontend Transport; Thu, 2 Sep 2021 11:26:58 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 7a700e56-f30f-4ad2-9b8e-08d96e0494fe X-MS-TrafficTypeDiagnostic: CO6PR04MB7891: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: WDCIPOUTBOUND: EOP-TRUE X-MS-Oob-TLC-OOBClassifiers: OLM:7219; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: tGfIbtQQrTeJVuuLfB+DP1M8/WkxVguQ/fN6CeCi/KBFHSp7kd3gaxP5WBoZen8kb4ELwceC456rPC+YQ2NrtU4KYiRN8oHllbuYFUSCx7oD3LfIUNwOvzXGgP80jGR50d8mJFAYkvMDNVZMVtEyCE7ZG6rjc7+A8aHS9uJRmgXqldbCzrr+VfsDyP7qtJnTxCxsdsFlNOhqO5mFWt1BiRCAa/0CBr8VqyyhJG0xBAOlU22h4QAahDP3l65YtD7/dzEbQJ4j3/r6nTOooM/MkmpHvXU3HEbztJWNKwPzjaAXUUX7LB+2gppsA5teX+pXgqjsw1bKxIDMSxRqQ+SpZRsPgoPVU7nfmP45RiYcKlvqBane3sCHTzwobhyd+rqpNlBnSZrFn8r8pprlit7WKIiyQyWm3PxM7thw0fWzJXUWscUOYy7s0AsR/bGD8UrO/Gv7uuctndAlHnCTMqIQTw+X97YXCGlZlZiANqk6BedltjjzwTCGHHH3EbBvASWo/Yb5vDcT60PRsYeFvyv293nEOq57eocfatVFEnyMTrrJcJDDkvEEmc8KDg8CjT23ApLZ3kD6M1X2u1laC9KftHAQafvB3RkxY9/eaMg6Cl66gKzPH7446qeSWDs4dcutT+fJjTNgRAd1lFgaBiuxDTiKV6V/vz6PiG1awF0J9TnWZtvyUyhLQBj2zp2r1fgW84/MDpyyry9GwmdKouiY9A== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:CO6PR04MB7812.namprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(346002)(376002)(39860400002)(396003)(136003)(38350700002)(7696005)(83380400001)(5660300002)(52116002)(186003)(8886007)(38100700002)(6666004)(8676002)(8936002)(110136005)(316002)(36756003)(55016002)(54906003)(66946007)(66476007)(66556008)(86362001)(4326008)(1076003)(44832011)(2616005)(478600001)(26005)(956004)(2906002); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: /AYowcOcAe7r0v8Kaa8TlgnN5g2+7n4D7t7dT+7gU4YEdURqu4PF9PyJwu6cu03CsE2f+8rp8hzLLpeh54IiXBj6BVMxCgk21Z+VMDPz6bvtXSl8SbGUuGOYNflDTtHawXrxktQ0mDBECZ9J0KNUbfwt20uT2c4xEPb4MkyqMyfB/dztLwjfbQNpl9s/3YGNpW7we9GKpnd7DstRZvIKnVaxIWO2ZPz5tWtYAT9LZtIjjWUZyoFli1xUx1BxNhIkmMF513jO6WrJqqE0XT4lKQnovT3evI6LAbXP8HOIoq3XgW9aNzFJ0E4RTf3dRF6QTtW7S8csurGXKG4huaI/K94DugfEYPexw/t8S+GOvyZCQM3Qj/PNThinRQMuRm7zoLJBPFsq6dOXkpH83zw7paTx+1p/ZyI0n9BkUgBI7+6vz2QHcWLP7dP/Vw7MBDvDoHERywQCO819Hi86TeHVMNKTDB+Q80HE1W9OooIY8njvfEgy0D8kEouf1Gfeo13M7GbFsuesPw7hpqcpt+bH492w4g0jVRhDXm3R2djs3uSMX2T5xkXiQkKSPGRIdXuL4oADmn9xgxRXniRINoKot5bUtMabsKCK+Kp8aH4uQc27Px1aIggz9TU2hwQ8wHstcyT6s8GFW0xKFt2mMJwd5UOkoWOSgDnvmBApoz+vhh3d32r+Cui7z/1fDMqoGqP7I8EVMNeSAfW0lk+oqtcxlWhljt1cmRnnDqw9qf/igjEUKkAbUihDpfW5t/UwPFKnYK5u2Xtf854c+C5+hBBm/QWIGt94EO6WTY99vKJ2xiLp+HUBhb8VI7Eipuu7RozBim8eu7G3JFEd/RvYhv984ZF8WjrgFJlG2+SZdaLezk6nnNUHAo4U0sE14f9FmEI1LTkQztEbU5hL94xPKmg9yhgeBTKZG+KmmY0DLaE4QJqF22OmV5gOSm9gJqIb3uaOORftonsNc7J5bH0NIAfUB5Kxcha9Gtw4+6mnNmZJnn+BrjwC2IGDPG9/S36kzD0d9mCxmi4T2CdjQ1IHVufHJOV9j+35Kd+Oyszn54XRWjS0/B/moFYgO7gtjap5F9mEHDCKc1fr/rwUdRLBKsOKZbnoTPidJgkG70ztuw04liHWfdpY0w5bA6Ws3yt3aJUA9HaZt5kHmGUl0+DBPhazSw2r/GRuPQ/vc+O5USAsHR9WpsdhoNA8pHEYr1vaFut+Brdv/W6eJs9lkf77IfgAOtet0mop+Ah18Zcs1lrcaZYk899uMOBuLseiGt1G0DJjtVOb00jAI7CdJWGRR5SY6vumER/BLsFazt+bATudpBhLmQ/NM+fXN5ZWBYSfo5zE X-OriginatorOrg: wdc.com X-MS-Exchange-CrossTenant-Network-Message-Id: 7a700e56-f30f-4ad2-9b8e-08d96e0494fe X-MS-Exchange-CrossTenant-AuthSource: CO6PR04MB7812.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Sep 2021 11:27:00.9678 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: PJfDs8a8Ju9XAXDC4qSgdaxnXbaLrBsNUaycnB2sp9bmHUr7QfPG1Gy/1+trjWnuCzEP/Y8TuFvSuANwgAnq/g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: CO6PR04MB7891 Received-SPF: pass client-ip=68.232.141.245; envelope-from=prvs=872ab4b15=Anup.Patel@wdc.com; helo=esa1.hgst.iphmx.com X-Spam_score_int: -24 X-Spam_score: -2.5 X-Spam_bar: -- X-Spam_report: (-2.5 / 5.0 requ) DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Atish Patra , Anup Patel , qemu-riscv@nongnu.org, qemu-devel@nongnu.org, Anup Patel Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" We have two new machine options "aia" and "aia-guests" available for the RISC-V virt machine so let's document these options. Signed-off-by: Anup Patel Reviewed-by: Alistair Francis --- docs/system/riscv/virt.rst | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/docs/system/riscv/virt.rst b/docs/system/riscv/virt.rst index fa016584bf..373645513a 100644 --- a/docs/system/riscv/virt.rst +++ b/docs/system/riscv/virt.rst @@ -63,6 +63,22 @@ The following machine-specific options are supported: When this option is "on", ACLINT devices will be emulated instead of SiFive CLINT. When not specified, this option is assumed to be "off". +- aia=[none|aplic|aplic-imsic] + + This option allows selecting interrupt controller defined by the AIA + (advanced interrupt architecture) specification. The "aia=aplic" selects + APLIC (advanced platform level interrupt controller) to handle wired + interrupts whereas the "aia=aplic-imsic" selects APLIC and IMSIC (incoming + message signaled interrupt controller) to handle both wired interrupts and + MSIs. When not specified, this option is assumed to be "none" which selects + SiFive PLIC to handle wired interrupts. + +- aia-guests=nnn + + The number of per-HART VS-level AIA IMSIC pages to be emulated for a guest + having AIA IMSIC (i.e. "aia=aplic-imsic" selected). When not specified, + the default number of per-HART VS-level AIA IMSIC pages is 0. + Running Linux kernel --------------------