From patchwork Wed Jul 21 11:52:30 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sai Krishna Potthuri X-Patchwork-Id: 1508162 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=xilinx.onmicrosoft.com header.i=@xilinx.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-xilinx-onmicrosoft-com header.b=FQAdMzR7; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4GVDj80lfsz9sPf for ; Wed, 21 Jul 2021 22:02:20 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238513AbhGULVX (ORCPT ); Wed, 21 Jul 2021 07:21:23 -0400 Received: from mail-co1nam11on2054.outbound.protection.outlook.com ([40.107.220.54]:14665 "EHLO NAM11-CO1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S238592AbhGULOL (ORCPT ); Wed, 21 Jul 2021 07:14:11 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=g9Hli6iOdCNvhMe+HfLrEWX7Oy15XwLrzCruCWLpDlh4DqjwDCLI8xYfxdewaijXxrb6WAO2dE1J2ESMgRxYAlYgtjoUWR8c8EmIVIMsrmVj5dXjt0ypoemM+6vsKHJD1owjl2XQtWgSumgaRLMQsdYmj2onOGMWMXyVUABKu67kNpXTOGRcZac+/pLF1C3a4zWdrInwunzChqWyYC4SOBl9SZskGHB4laxcuXvxNjKOxJqgCUDkxG02iE0Z1krvQ2Cuprw6Z1j3Vcigr+fImn3mEt/qos/jSEIS1IBMAoJnl/USGTc3fChJ2u+qctb53/wIdX3k1+6pYAdnud32PA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+hotZynpJxorOnJot3OxUKgpm8VPNYEdnigjaza1TwI=; b=YZrybYgBqdZv1g/wkOltW7U3qYJ3zGxMp5OBu5sT8OeVeiWETPw07S3WsiWao3EcKkzGqtIow15JVRSNr7Cc9j79Plro1qLmTzVA++SygxyDxPkSh9yxryw6CQUAYHFwxVgo0P+m0/zDKqPKuy6f/zqDeNMdzB1S1wq/jFrhKBRrBABYmJoXsGo0wSCN/ziihdaiAcv08fWHxdUS601hoOxcTkl0CVgkShHf4Pv5BgVc00/f73TidNwpsOCUsEBtfvJuEHZERA9uF3yBvIHVM9KUqlqhPcViWTHHhSQyxgfwQc/GgnZu/3RpDZsPM+NKncQcRWH09orXOrRt/EFBFg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=gmail.com smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+hotZynpJxorOnJot3OxUKgpm8VPNYEdnigjaza1TwI=; b=FQAdMzR7u0gO2ruRM/vGYAWgvTmR/JycShlj8o87pS7NVZHk6J+MhKF+beBqW28sjIRas/lRpX1pDvfnFvH/xYymTgPMZEViruWUDbeMHB+6WagZAJ19SV5QjzxUoPYuOFyXKExSwkmUxxQ+o7d6jROzghxlxVKpiluFUzaAMzs= Received: from BN8PR12CA0022.namprd12.prod.outlook.com (2603:10b6:408:60::35) by BN7PR02MB5314.namprd02.prod.outlook.com (2603:10b6:408:2d::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.22; Wed, 21 Jul 2021 11:54:46 +0000 Received: from BN1NAM02FT003.eop-nam02.prod.protection.outlook.com (2603:10b6:408:60:cafe::79) by BN8PR12CA0022.outlook.office365.com (2603:10b6:408:60::35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.22 via Frontend Transport; Wed, 21 Jul 2021 11:54:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; gmail.com; dkim=none (message not signed) header.d=none;gmail.com; dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch02.xlnx.xilinx.com; Received: from xsj-pvapexch02.xlnx.xilinx.com (149.199.62.198) by BN1NAM02FT003.mail.protection.outlook.com (10.13.2.122) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.4352.24 via Frontend Transport; Wed, 21 Jul 2021 11:54:46 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Wed, 21 Jul 2021 04:54:39 -0700 Received: from smtp.xilinx.com (172.19.127.95) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Wed, 21 Jul 2021 04:54:39 -0700 Envelope-to: git@xilinx.com, saikrishna12468@gmail.com, robh+dt@kernel.org, linus.walleij@linaro.org, gregkh@linuxfoundation.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org Received: from [172.23.64.106] (port=50893 helo=xhdvnc125.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1m6Ao9-0000yo-HJ; Wed, 21 Jul 2021 04:54:38 -0700 Received: by xhdvnc125.xilinx.com (Postfix, from userid 14964) id A9F3712102E; Wed, 21 Jul 2021 17:24:23 +0530 (IST) From: Sai Krishna Potthuri To: Linus Walleij , Rob Herring , Michal Simek , "Greg Kroah-Hartman" CC: , , , , , , Sai Krishna Potthuri Subject: [PATCH 1/4] dt-bindings: pinctrl: pinctrl-zynq: Convert to yaml Date: Wed, 21 Jul 2021 17:22:30 +0530 Message-ID: <1626868353-96475-2-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> X-Mailer: git-send-email 2.1.1 In-Reply-To: <1626868353-96475-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> References: <1626868353-96475-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: d9615950-9562-46d8-c122-08d94c3e55eb X-MS-TrafficTypeDiagnostic: BN7PR02MB5314: X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Oob-TLC-OOBClassifiers: OLM:2276; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: FmSAsHJpgjntBthN29xfLYku3/aBEzLm7BeP3izIZk51zcv8z8Flj680r4WacVJxlGN5BYR4jWxPdQID+2MMJAjwAODGLvcmz2dKWSgXJefwZFxjiJQN2kdn4KSGaazYlIvk7gNQjqFRoYHyCX5xJD15+MRzGJ40c0h9r1F6SgYbMmDuQsJ0oGMoqNHZgRxAwj2v6um5Q4FJIOJcKSCVduuvwkahQshu7aayp+1KGPlkRgO+GQcV7+2Q7dh55HfvwAnnRhutJ6uU3TvA+TU9k3aCq3Vt+k6luGY6+nuINLMGHI64beALhSFpmkTXZ5P2aYGv3H2Y3ymznLlDAdQ6uINj63CAO57AiH0deC1rYffghRaFQsRcAX9q7L3T12avDSY5gArLnIPzhNpbs3jmyeR46/95eSFsI1RPGVcRANaT/Qzlm8CJqNUYXuq9yzqysKo1e2rdQU17LTziHJ8XwEV4Cc14YferEhfWm4xJ3qCHtW8IYqJLkB3u8aeRsArzODLkmOwDwlGgRBBru7Baxo18TW0HTfLxb+jSfJT2/xLQfezjyKELyTFHXQ35euW/NMaJRETfJLJ3Y30c+MzwTxVONUYIqL6/4FSrrFoth4Nx680MxNQlEr2QhNu/YbGNi91k5nthVYV1onct01i4fgHU5RnUrz89YwVwe1PZ1nXvV8JkD3w/6iZpj6UVhMiWEgZvU5NXhSzVvHAmhbJbFgSuyS9yNuhEmyNI5SqMv0ev2rBJO1FPImxm5vM+8g0q7Z/cVerQnkhB31J7lw/7NJOsDUn3t3IQ33sZS8KxneBJujxmpsiAMmymGaCexH9Uua8LjeajGHpFCWGcuNzzSKYQZXpyCLTXNUka3TuIrjM= X-Forefront-Antispam-Report: CIP:149.199.62.198;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:xsj-pvapexch02.xlnx.xilinx.com;PTR:unknown-62-198.xilinx.com;CAT:NONE;SFS:(4636009)(376002)(136003)(346002)(396003)(39860400002)(46966006)(36840700001)(2906002)(6266002)(7636003)(478600001)(30864003)(36906005)(316002)(42186006)(110136005)(2616005)(47076005)(36860700001)(70206006)(70586007)(26005)(356005)(186003)(54906003)(82740400003)(8936002)(8676002)(6666004)(36756003)(4326008)(83380400001)(966005)(336012)(426003)(82310400003)(5660300002)(107886003)(102446001);DIR:OUT;SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Jul 2021 11:54:46.1513 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d9615950-9562-46d8-c122-08d94c3e55eb X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.62.198];Helo=[xsj-pvapexch02.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: BN1NAM02FT003.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN7PR02MB5314 Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Convert the Zynq pinctrl binding file to yaml. Signed-off-by: Sai Krishna Potthuri Reviewed-by: Rob Herring --- .../bindings/pinctrl/xlnx,zynq-pinctrl.txt | 105 --------- .../bindings/pinctrl/xlnx,zynq-pinctrl.yaml | 216 ++++++++++++++++++ 2 files changed, 216 insertions(+), 105 deletions(-) delete mode 100644 Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.txt create mode 100644 Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.yaml diff --git a/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.txt deleted file mode 100644 index f488b0f77406..000000000000 --- a/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.txt +++ /dev/null @@ -1,105 +0,0 @@ - Binding for Xilinx Zynq Pinctrl - -Required properties: -- compatible: "xlnx,zynq-pinctrl" -- syscon: phandle to SLCR -- reg: Offset and length of pinctrl space in SLCR - -Please refer to pinctrl-bindings.txt in this directory for details of the -common pinctrl bindings used by client devices, including the meaning of the -phrase "pin configuration node". - -Zynq's pin configuration nodes act as a container for an arbitrary number of -subnodes. Each of these subnodes represents some desired configuration for a -pin, a group, or a list of pins or groups. This configuration can include the -mux function to select on those pin(s)/group(s), and various pin configuration -parameters, such as pull-up, slew rate, etc. - -Each configuration node can consist of multiple nodes describing the pinmux and -pinconf options. Those nodes can be pinmux nodes or pinconf nodes. - -The name of each subnode is not important; all subnodes should be enumerated -and processed purely based on their content. - -Required properties for pinmux nodes are: - - groups: A list of pinmux groups. - - function: The name of a pinmux function to activate for the specified set - of groups. - -Required properties for configuration nodes: -One of: - - pins: a list of pin names - - groups: A list of pinmux groups. - -The following generic properties as defined in pinctrl-bindings.txt are valid -to specify in a pinmux subnode: - groups, function - -The following generic properties as defined in pinctrl-bindings.txt are valid -to specify in a pinconf subnode: - groups, pins, bias-disable, bias-high-impedance, bias-pull-up, slew-rate, - low-power-disable, low-power-enable - - Valid arguments for 'slew-rate' are '0' and '1' to select between slow and fast - respectively. - - Valid values for groups are: - ethernet0_0_grp, ethernet1_0_grp, mdio0_0_grp, mdio1_0_grp, - qspi0_0_grp, qspi1_0_grp, qspi_fbclk, qspi_cs1_grp, spi0_0_grp - spi0_2_grp, - spi0_X_ssY (X=0..2, Y=0..2), spi1_0_grp - spi1_3_grp, - spi1_X_ssY (X=0..3, Y=0..2), sdio0_0_grp - sdio0_2_grp, - sdio1_0_grp - sdio1_3_grp, sdio0_emio_wp, sdio0_emio_cd, sdio1_emio_wp, - sdio1_emio_cd, smc0_nor, smc0_nor_cs1_grp, smc0_nor_addr25_grp, smc0_nand, - can0_0_grp - can0_10_grp, can1_0_grp - can1_11_grp, uart0_0_grp - uart0_10_grp, - uart1_0_grp - uart1_11_grp, i2c0_0_grp - i2c0_10_grp, i2c1_0_grp - i2c1_10_grp, - ttc0_0_grp - ttc0_2_grp, ttc1_0_grp - ttc1_2_grp, swdt0_0_grp - swdt0_4_grp, - gpio0_0_grp - gpio0_53_grp, usb0_0_grp, usb1_0_grp - - Valid values for pins are: - MIO0 - MIO53 - - Valid values for function are: - ethernet0, ethernet1, mdio0, mdio1, qspi0, qspi1, qspi_fbclk, qspi_cs1, - spi0, spi0_ss, spi1, spi1_ss, sdio0, sdio0_pc, sdio0_cd, sdio0_wp, - sdio1, sdio1_pc, sdio1_cd, sdio1_wp, - smc0_nor, smc0_nor_cs1, smc0_nor_addr25, smc0_nand, can0, can1, uart0, uart1, - i2c0, i2c1, ttc0, ttc1, swdt0, gpio0, usb0, usb1 - -The following driver-specific properties as defined here are valid to specify in -a pin configuration subnode: - - io-standard: Configure the pin to use the selected IO standard according to - this mapping: - 1: LVCMOS18 - 2: LVCMOS25 - 3: LVCMOS33 - 4: HSTL - -Example: - pinctrl0: pinctrl@700 { - compatible = "xlnx,pinctrl-zynq"; - reg = <0x700 0x200>; - syscon = <&slcr>; - - pinctrl_uart1_default: uart1-default { - mux { - groups = "uart1_10_grp"; - function = "uart1"; - }; - - conf { - groups = "uart1_10_grp"; - slew-rate = <0>; - io-standard = <1>; - }; - - conf-rx { - pins = "MIO49"; - bias-high-impedance; - }; - - conf-tx { - pins = "MIO48"; - bias-disable; - }; - }; - }; diff --git a/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.yaml new file mode 100644 index 000000000000..2da1969e02ec --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.yaml @@ -0,0 +1,216 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/xlnx,zynq-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Xilinx Zynq Pinctrl + +maintainers: + - Sai Krishna Potthuri + +description: | + Please refer to pinctrl-bindings.txt in this directory for details of the + common pinctrl bindings used by client devices, including the meaning of the + phrase "pin configuration node". + + Zynq's pin configuration nodes act as a container for an arbitrary number of + subnodes. Each of these subnodes represents some desired configuration for a + pin, a group, or a list of pins or groups. This configuration can include the + mux function to select on those pin(s)/group(s), and various pin configuration + parameters, such as pull-up, slew rate, etc. + + Each configuration node can consist of multiple nodes describing the pinmux and + pinconf options. Those nodes can be pinmux nodes or pinconf nodes. + + The name of each subnode is not important; all subnodes should be enumerated + and processed purely based on their content. + +properties: + compatible: + const: xlnx,zynq-pinctrl + + reg: + description: Specifies the base address and size of the SLCR space. + maxItems: 1 + + syscon: + description: + phandle to the SLCR. + +patternProperties: + '^(.*-)?(default|gpio)$': + type: object + patternProperties: + '^mux': + type: object + description: + Pinctrl node's client devices use subnodes for pin muxes, + which in turn use below standard properties. + $ref: pinmux-node.yaml# + + properties: + groups: + description: + List of groups to select (either this or "pins" must be + specified), available groups for this subnode. + items: + enum: [ethernet0_0_grp, ethernet1_0_grp, mdio0_0_grp, + mdio1_0_grp, qspi0_0_grp, qspi1_0_grp, qspi_fbclk, + qspi_cs1_grp, spi0_0_grp, spi0_1_grp, spi0_2_grp, + spi0_0_ss0, spi0_0_ss1, spi0_0_ss2, spi0_1_ss0, + spi0_1_ss1, spi0_1_ss2, spi0_2_ss0, spi0_2_ss1, + spi0_2_ss2, spi1_0_grp, spi1_1_grp, spi1_2_grp, + spi1_3_grp, spi1_0_ss0, spi1_0_ss1, spi1_0_ss2, + spi1_1_ss0, spi1_1_ss1, spi1_1_ss2, spi1_2_ss0, + spi1_2_ss1, spi1_2_ss2, spi1_3_ss0, spi1_3_ss1, + spi1_3_ss2, sdio0_0_grp, sdio0_1_grp, sdio0_2_grp, + sdio1_0_grp, sdio1_1_grp, sdio1_2_grp, sdio1_3_grp, + sdio0_emio_wp, sdio0_emio_cd, sdio1_emio_wp, + sdio1_emio_cd, smc0_nor, smc0_nor_cs1_grp, + smc0_nor_addr25_grp, smc0_nand, can0_0_grp, can0_1_grp, + can0_2_grp, can0_3_grp, can0_4_grp, can0_5_grp, + can0_6_grp, can0_7_grp, can0_8_grp, can0_9_grp, + can0_10_grp, can1_0_grp, can1_1_grp, can1_2_grp, + can1_3_grp, can1_4_grp, can1_5_grp, can1_6_grp, + can1_7_grp, can1_8_grp, can1_9_grp, can1_10_grp, + can1_11_grp, uart0_0_grp, uart0_1_grp, uart0_2_grp, + uart0_3_grp, uart0_4_grp, uart0_5_grp, uart0_6_grp, + uart0_7_grp, uart0_8_grp, uart0_9_grp, uart0_10_grp, + uart1_0_grp, uart1_1_grp, uart1_2_grp, uart1_3_grp, + uart1_4_grp, uart1_5_grp, uart1_6_grp, uart1_7_grp, + uart1_8_grp, uart1_9_grp, uart1_10_grp, uart1_11_grp, + i2c0_0_grp, i2c0_1_grp, i2c0_2_grp, i2c0_3_grp, + i2c0_4_grp, i2c0_5_grp, i2c0_6_grp, i2c0_7_grp, + i2c0_8_grp, i2c0_9_grp, i2c0_10_grp, i2c1_0_grp, + i2c1_1_grp, i2c1_2_grp, i2c1_3_grp, i2c1_4_grp, + i2c1_5_grp, i2c1_6_grp, i2c1_7_grp, i2c1_8_grp, + i2c1_9_grp, i2c1_10_grp, ttc0_0_grp, ttc0_1_grp, + ttc0_2_grp, ttc1_0_grp, ttc1_1_grp, ttc1_2_grp, + swdt0_0_grp, swdt0_1_grp, swdt0_2_grp, swdt0_3_grp, + swdt0_4_grp, gpio0_0_grp, gpio0_1_grp, gpio0_2_grp, + gpio0_3_grp, gpio0_4_grp, gpio0_5_grp, gpio0_6_grp, + gpio0_7_grp, gpio0_8_grp, gpio0_9_grp, gpio0_10_grp, + gpio0_11_grp, gpio0_12_grp, gpio0_13_grp, gpio0_14_grp, + gpio0_15_grp, gpio0_16_grp, gpio0_17_grp, gpio0_18_grp, + gpio0_19_grp, gpio0_20_grp, gpio0_21_grp, gpio0_22_grp, + gpio0_23_grp, gpio0_24_grp, gpio0_25_grp, gpio0_26_grp, + gpio0_27_grp, gpio0_28_grp, gpio0_29_grp, gpio0_30_grp, + gpio0_31_grp, gpio0_32_grp, gpio0_33_grp, gpio0_34_grp, + gpio0_35_grp, gpio0_36_grp, gpio0_37_grp, gpio0_38_grp, + gpio0_39_grp, gpio0_40_grp, gpio0_41_grp, gpio0_42_grp, + gpio0_43_grp, gpio0_44_grp, gpio0_45_grp, gpio0_46_grp, + gpio0_47_grp, gpio0_48_grp, gpio0_49_grp, gpio0_50_grp, + gpio0_51_grp, gpio0_52_grp, gpio0_53_grp, usb0_0_grp, + usb1_0_grp] + maxItems: 54 + + function: + description: + Specify the alternative function to be configured for the + given pin groups. + enum: [ethernet0, ethernet1, mdio0, mdio1, qspi0, qspi1, qspi_fbclk, + qspi_cs1, spi0, spi0_ss, spi1, spi1_ss, sdio0, sdio0_pc, + sdio0_cd, sdio0_wp, sdio1, sdio1_pc, sdio1_cd, sdio1_wp, + smc0_nor, smc0_nor_cs1, smc0_nor_addr25, smc0_nand, can0, + can1, uart0, uart1, i2c0, i2c1, ttc0, ttc1, swdt0, gpio0, + usb0, usb1] + + required: + - groups + - function + + additionalProperties: false + + '^conf': + type: object + description: + Pinctrl node's client devices use subnodes for pin configurations, + which in turn use the standard properties below. + $ref: pincfg-node.yaml# + + properties: + groups: + description: + List of pin groups as mentioned above. + + pins: + description: + List of pin names to select in this subnode. + items: + pattern: '^MIO([0-9]|[1-4][0-9]|5[0-3])$' + maxItems: 54 + + bias-pull-up: true + + bias-pull-down: true + + bias-disable: true + + bias-high-impedance: true + + low-power-enable: true + + low-power-disable: true + + slew-rate: + enum: [0, 1] + + io-standard: + description: + Selects the IO standard for MIO pins, this is driver specific. + $ref: "/schemas/types.yaml#/definitions/uint32" + enum: [1, 2, 3, 4] + + oneOf: + - required: [ groups ] + - required: [ pins ] + + additionalProperties: false + + additionalProperties: false + +required: + - compatible + - reg + - syscon + +additionalProperties: false + +examples: + - | + pinctrl0: pinctrl@700 { + compatible = "xlnx,zynq-pinctrl"; + reg = <0x700 0x200>; + syscon = <&slcr>; + + pinctrl_uart1_default: uart1-default { + mux { + groups = "uart1_10_grp"; + function = "uart1"; + }; + + conf { + groups = "uart1_10_grp"; + slew-rate = <0>; + io-standard = <1>; + }; + + conf-rx { + pins = "MIO49"; + bias-high-impedance; + }; + + conf-tx { + pins = "MIO48"; + bias-disable; + }; + }; + }; + + uart1 { + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_uart1_default>; + }; + +... From patchwork Wed Jul 21 11:52:31 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sai Krishna Potthuri X-Patchwork-Id: 1508163 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=xilinx.onmicrosoft.com header.i=@xilinx.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-xilinx-onmicrosoft-com header.b=cQ9JVRxo; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4GVDjD3jvCz9sPf for ; Wed, 21 Jul 2021 22:02:24 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237745AbhGULVk (ORCPT ); Wed, 21 Jul 2021 07:21:40 -0400 Received: from mail-dm6nam10on2069.outbound.protection.outlook.com ([40.107.93.69]:32992 "EHLO NAM10-DM6-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S238604AbhGULOT (ORCPT ); Wed, 21 Jul 2021 07:14:19 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Tscy2W9EbrE7PtRtGdAF+oiLW566GHXxX1UZUbe4wHOohTYd+0CY912kxGLTkpiVYO4eoF9gZm72kJgUSkSjJUs8Zmg4HsHrVWC5IqKIgTyJ18yLtxfQRbbQg2wWSnxMiKNPLIt0/SgwPxx23dv+cdDfWy+AHqa2dVSoqdqFIXLAxM9EJub4XzbdWQYm097blbMuMqlwjhgH9E//Nott8n6OcRYxncvC8D1pMePHV1GivSNlrAx7QzZjf2NXaxmc/b9hdOYvbZtoenKiYtcQ0g75SsRoMfzz/7WyHjbdi3GhrwFiyfO9Kpon/ZTZUecVaCjxA5HKtknTb47Vw+0JUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=XPVKjMqMM92v3uDtuPf4XrRmpi/gonyWH1hx059fn6s=; b=F91smfmEhxXNppJS5uwSyT1Ou2GVwP4MY0JmKl3UgD75SNtq+EPG9I2ajwq1QOdrm38JPS3L3GZ4cfkDqiNDcHniThGgys5/P7U5btQ7IWIJmakZ4lR/tEZDvY+kl9H5IGWXkhJ4IMgkt3cYQl4xPWBeHUkBM9maezrka8lSZz78506PP2G8b7nxuYcGhIZzpN1b6s/c0heOVlT/R7ZzK5K5DDPQ9vvswROiaia9hORWe5SdFFENfbfBPQmULLkj83eggoamg1b4GNEhc86M+D/K0gZwfWKIJc/HytcK0RpNE164ipKxR9oO3svjC9EiXeDOcOGGIgcxs0T1VfeHxQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=gmail.com smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=XPVKjMqMM92v3uDtuPf4XrRmpi/gonyWH1hx059fn6s=; b=cQ9JVRxoSJ9lZb0OGbreAH1OhN4QOVgF5T0OM+qvzRkjk0gwecWTclZ97xxoe2qMbn9TgClUYp0E6u+fNdo/OyjBX76aQP7WwxhX2koPhhOn9mp/TyZMY7o3aG2vGPymZdzxHwxIvlcmhhCahZyg1aSdNXnA5dhFsOO0KgtoLwU= Received: from SN4PR0501CA0084.namprd05.prod.outlook.com (2603:10b6:803:22::22) by DM5PR02MB2380.namprd02.prod.outlook.com (2603:10b6:3:56::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.29; Wed, 21 Jul 2021 11:54:53 +0000 Received: from SN1NAM02FT0056.eop-nam02.prod.protection.outlook.com (2603:10b6:803:22:cafe::d9) by SN4PR0501CA0084.outlook.office365.com (2603:10b6:803:22::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4352.11 via Frontend Transport; Wed, 21 Jul 2021 11:54:53 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; gmail.com; dkim=none (message not signed) header.d=none;gmail.com; dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch01.xlnx.xilinx.com; Received: from xsj-pvapexch01.xlnx.xilinx.com (149.199.62.198) by SN1NAM02FT0056.mail.protection.outlook.com (10.97.4.111) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.4352.24 via Frontend Transport; Wed, 21 Jul 2021 11:54:53 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch01.xlnx.xilinx.com (172.19.86.40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Wed, 21 Jul 2021 04:54:52 -0700 Received: from smtp.xilinx.com (172.19.127.95) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Wed, 21 Jul 2021 04:54:52 -0700 Envelope-to: git@xilinx.com, saikrishna12468@gmail.com, robh+dt@kernel.org, linus.walleij@linaro.org, gregkh@linuxfoundation.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org Received: from [172.23.64.106] (port=50895 helo=xhdvnc125.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1m6AoN-0000zY-10; Wed, 21 Jul 2021 04:54:51 -0700 Received: by xhdvnc125.xilinx.com (Postfix, from userid 14964) id AFC2512175A; Wed, 21 Jul 2021 17:24:23 +0530 (IST) From: Sai Krishna Potthuri To: Linus Walleij , Rob Herring , Michal Simek , "Greg Kroah-Hartman" CC: , , , , , , Sai Krishna Potthuri Subject: [PATCH 2/4] dt-bindings: pinctrl-zynq: Replace 'io-standard' with 'power-source' Date: Wed, 21 Jul 2021 17:22:31 +0530 Message-ID: <1626868353-96475-3-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> X-Mailer: git-send-email 2.1.1 In-Reply-To: <1626868353-96475-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> References: <1626868353-96475-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f0344817-34c7-4c10-0e2c-08d94c3e5a3d X-MS-TrafficTypeDiagnostic: DM5PR02MB2380: X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Oob-TLC-OOBClassifiers: OLM:2803; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: iOasmq0J/s2hmX4dwDIiZXAsQh3sWc6NoxsjcQDqH+Ko0PeshMLwFoe6LQ87gYXOlOmu809TIGAHKl2RmMVenqxeOl1/aIL06Ozlt3kVULj2PcIxIGDaxO5zI08Z9FaiXEBQGeIoMI0XgAT3/W70U3EpUWDkf5mtPl302DTa2lyGumtA+CC/3L8RhUTLlwnl2MlQIaYHlMsjcqWIjRgMkKqH4WlO4dRY7smZnFwiEvFlxTuVDQyFjDbCDdiraA/S+qFoxsIvDO4T0yIrnDnZc9KYRB+AF/1kbF3qIxDSvJDSghKQXODvO+7HR66yIKSMbqYWYskEo7JDUETWFVhXu0VUTGciYnFMnSXyM/jyl9xC006iS0w7Ms4AKZaQYHbAIC6fy2UNa6qhbu6jY/17sJ9jnw6K02vyb9yU9nfxyhNP3WuHXiv4HH0CyDvYGuqp7ysdrCMyuFzt8lsg8BCmNvitsuZy4/Qld7zxeP+v0aM2kdfSu522NnXXC4iQ8WcO97MTOjG1gAPDyrvO2Bn7Je9R/5aQakj2kXtyf3k6/C3etE3DUj+4s1vis+VyXDA99z1QLBm3Lqw6W1CcoeB+HbiySWUhJE/IyJf0oETTJ184idSE9FTmXMisi95h+CkhNmw3LQENC6uM7z20/fCR2+Cq+IZx1fNKpyb0wdmeqSlc9NSluMTpUqNHHvcAnhjXh+5KIyl73EmP5l2SBn4nyRIzP8InZmDDUZDJSuSQC3Q= X-Forefront-Antispam-Report: CIP:149.199.62.198;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:xsj-pvapexch01.xlnx.xilinx.com;PTR:unknown-62-198.xilinx.com;CAT:NONE;SFS:(4636009)(39860400002)(376002)(136003)(346002)(396003)(46966006)(36840700001)(26005)(2906002)(8676002)(5660300002)(83380400001)(6266002)(6666004)(70206006)(356005)(186003)(4326008)(8936002)(70586007)(47076005)(36906005)(7636003)(110136005)(316002)(42186006)(36756003)(82310400003)(54906003)(107886003)(478600001)(336012)(82740400003)(426003)(2616005)(36860700001)(102446001);DIR:OUT;SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Jul 2021 11:54:53.4460 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f0344817-34c7-4c10-0e2c-08d94c3e5a3d X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.62.198];Helo=[xsj-pvapexch01.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: SN1NAM02FT0056.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR02MB2380 Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Replace custom pin configuration option 'io-standard' with generic property 'power-source' for Zynq pinctrl also add dt-binding file contains pin configuration defines for Zynq pinctrl. Signed-off-by: Sai Krishna Potthuri --- .../bindings/pinctrl/xlnx,zynq-pinctrl.yaml | 8 +++----- include/dt-bindings/pinctrl/pinctrl-zynq.h | 17 +++++++++++++++++ 2 files changed, 20 insertions(+), 5 deletions(-) create mode 100644 include/dt-bindings/pinctrl/pinctrl-zynq.h diff --git a/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.yaml index 2da1969e02ec..ac97dbf6998e 100644 --- a/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/xlnx,zynq-pinctrl.yaml @@ -156,10 +156,7 @@ patternProperties: slew-rate: enum: [0, 1] - io-standard: - description: - Selects the IO standard for MIO pins, this is driver specific. - $ref: "/schemas/types.yaml#/definitions/uint32" + power-source: enum: [1, 2, 3, 4] oneOf: @@ -179,6 +176,7 @@ additionalProperties: false examples: - | + #include pinctrl0: pinctrl@700 { compatible = "xlnx,zynq-pinctrl"; reg = <0x700 0x200>; @@ -193,7 +191,7 @@ examples: conf { groups = "uart1_10_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = ; }; conf-rx { diff --git a/include/dt-bindings/pinctrl/pinctrl-zynq.h b/include/dt-bindings/pinctrl/pinctrl-zynq.h new file mode 100644 index 000000000000..bbfc345f017d --- /dev/null +++ b/include/dt-bindings/pinctrl/pinctrl-zynq.h @@ -0,0 +1,17 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * MIO pin configuration defines for Xilinx Zynq + * + * Copyright (C) 2021 Xilinx, Inc. + */ + +#ifndef _DT_BINDINGS_PINCTRL_ZYNQ_H +#define _DT_BINDINGS_PINCTRL_ZYNQ_H + +/* Configuration options for different power supplies */ +#define IO_STANDARD_LVCMOS18 1 +#define IO_STANDARD_LVCMOS25 2 +#define IO_STANDARD_LVCMOS33 3 +#define IO_STANDARD_HSTL 4 + +#endif /* _DT_BINDINGS_PINCTRL_ZYNQ_H */ From patchwork Wed Jul 21 11:52:32 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sai Krishna Potthuri X-Patchwork-Id: 1508164 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=xilinx.onmicrosoft.com header.i=@xilinx.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-xilinx-onmicrosoft-com header.b=eIZdLb4E; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4GVDjN4t6Xz9sPf for ; Wed, 21 Jul 2021 22:02:32 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238560AbhGULVn (ORCPT ); Wed, 21 Jul 2021 07:21:43 -0400 Received: from mail-dm6nam10on2077.outbound.protection.outlook.com ([40.107.93.77]:51234 "EHLO NAM10-DM6-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S237398AbhGULOf (ORCPT ); Wed, 21 Jul 2021 07:14:35 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=QtN5vqxZFPLUiE0GMRl5w19WgH5+4zovJgd3yxB9UQqgMtnpmErM9L/aod7rKgx4qVHA0kSQalxR6fnUJ64WUnCOBPvwZyLLIz4Ecx9/v0ewN2M6W/26hQ7u6h22CFKwKOT6kLBEdp6R9mzZY3Mj39SOSjOkH/ArffNPYY3vmzPyG/pqOyM61RTyn1Lk5woNjlNmIJTHlvwODdjDUj4+837B/w47EeMb4dsXElIJPZWAq8/Ulc2YeQiCDYUe69Kmsa3MtXtsuVHQgZlfZEclGW9iqR6uvdbjsrZULT8p/WCcecXDoEHFl4lMAMEHJt96O5ZWLKnIZlX0I+uf1tAl8g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VpEiMkbGmC6tuLK1fehKlRJhMqIVl8VjA9meM30GduE=; b=RtUcHfzHHsiIFNoMiUZudkMqN8WlgXGC2KQSXWGkep/Tw9McsY0YpVnPyaO3R4tTEetz7GOnEGc0q0xTI6XCU9riR/yEqUrKoJFXFhSFcsQZT5zGrwz5JO+LtippFhPsKNlXo82gVWAmZ2yDBjJdtawV8I9lD9Y2vZtrrmwqr47whrbj3IEGN+/27OJflqWt3W18gOiQIlia14E2JW22Rpt0GVghitZlDm1wAek7nlH5lC5ky/RP3V8KeivI3k86j700OJ29jOgiq4T1SIMnmChROIdjJ7ZHDh+60sRki3Q8SZa4ZL94UiAR8uAAetjph5xKPQzNmpCC+W9Zm6816w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=gmail.com smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VpEiMkbGmC6tuLK1fehKlRJhMqIVl8VjA9meM30GduE=; b=eIZdLb4EEeL7gC6f3ZqIA8IHk3C3wzhc3hUNwJbfPVU6QqzmFZfSP4iIE6us8XW5IqjpQEMH38Ns/ZtuIkiwj0tF8XLuR3wmOPGUWs3izon/dKC5nUkmgUci5XBcJ2iEVe+LQPU4KKBU6ZIjd7ng3nZ7q1jn5ryxsa1romHCByA= Received: from SA0PR11CA0180.namprd11.prod.outlook.com (2603:10b6:806:1bb::35) by DM5PR02MB3193.namprd02.prod.outlook.com (2603:10b6:4:62::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.29; Wed, 21 Jul 2021 11:55:10 +0000 Received: from SN1NAM02FT0059.eop-nam02.prod.protection.outlook.com (2603:10b6:806:1bb:cafe::6d) by SA0PR11CA0180.outlook.office365.com (2603:10b6:806:1bb::35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4352.24 via Frontend Transport; Wed, 21 Jul 2021 11:55:10 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; gmail.com; dkim=none (message not signed) header.d=none;gmail.com; dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch01.xlnx.xilinx.com; Received: from xsj-pvapexch01.xlnx.xilinx.com (149.199.62.198) by SN1NAM02FT0059.mail.protection.outlook.com (10.97.5.175) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.4352.24 via Frontend Transport; Wed, 21 Jul 2021 11:55:09 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch01.xlnx.xilinx.com (172.19.86.40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Wed, 21 Jul 2021 04:55:05 -0700 Received: from smtp.xilinx.com (172.19.127.95) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Wed, 21 Jul 2021 04:55:05 -0700 Envelope-to: git@xilinx.com, saikrishna12468@gmail.com, robh+dt@kernel.org, linus.walleij@linaro.org, gregkh@linuxfoundation.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org Received: from [172.23.64.106] (port=50903 helo=xhdvnc125.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1m6Aoa-000142-8i; Wed, 21 Jul 2021 04:55:04 -0700 Received: by xhdvnc125.xilinx.com (Postfix, from userid 14964) id B687212180B; Wed, 21 Jul 2021 17:24:23 +0530 (IST) From: Sai Krishna Potthuri To: Linus Walleij , Rob Herring , Michal Simek , "Greg Kroah-Hartman" CC: , , , , , , Sai Krishna Potthuri Subject: [PATCH 3/4] pinctrl: pinctrl-zynq: Add support for 'power-source' parameter Date: Wed, 21 Jul 2021 17:22:32 +0530 Message-ID: <1626868353-96475-4-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> X-Mailer: git-send-email 2.1.1 In-Reply-To: <1626868353-96475-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> References: <1626868353-96475-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 24459db2-85e1-4dc0-c389-08d94c3e6407 X-MS-TrafficTypeDiagnostic: DM5PR02MB3193: X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Oob-TLC-OOBClassifiers: OLM:1850; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: BmxHsvp+1Xbk/DLh3dsSAgc+HDz0BNVb95opB/RIayL99SZLsXqZ3eEIg6XHuVss7WF89NWWXrKgN6wM7/1qK8SSl2YZpWfWbZQF7BQbXwbhYTYBsWsGxawq1tRVZvWN5NJBCk6Q+pfEisQsBZ31gPhAqBbiYiZKiqQuV1eKV6VAqJNM/K00ZeJ/+HOnjBwKH3KC41MYuJrFa9q0at7lfolCFHWQ7FEVm4R8Yin5Uc09jzYdhDMSx41cU/+n7iAoK6Gn6TsE+IvmKY8TH3ZrJws8Yj9SlNStUrlFz8AXbPLTcLngcy4/HFxo/7NYflo4EEhCD3ulPBZKlpD+PdwVd4GpcMbCuokBGCuPLFtA2ynA/eHu3Y1Qrj42Zm4sbk/lx5zXPm7tiNp3+2cyza+Co/16T6P+qNx0ONVd1Y6Rs+dclPH+25o6VFcHhtsRN/RVCNnathZeA1CXIERnSzhIXwZutuXsQPEbCK+VZ3633DKLGZWsuBQK2vhuvE4a1/nbTzJFo1NFJdkTjRxq0OcRsZqlYJjg1fp6Jd1yVdR9D0IfZL1GeW7gw7F1bA3pJbxwLPxHWaJ89xw30e2WCeFcKyfpYoh1tRea+2AU1R0q8CiJqkl4J2wDUXzJ/Di2KuUSCK7fkYNJZcsErsgDxU6M0tHy5VZT6VBHx3bblrGY6jekPmmLCXXaDE3izOQ8PzTTCvR2IAqpmBwdlkcJYVwFNHxZUQeCEMBsvHW1jZ+uLEw= X-Forefront-Antispam-Report: CIP:149.199.62.198;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:xsj-pvapexch01.xlnx.xilinx.com;PTR:unknown-62-198.xilinx.com;CAT:NONE;SFS:(4636009)(39860400002)(136003)(346002)(376002)(396003)(46966006)(36840700001)(110136005)(4326008)(47076005)(7636003)(8676002)(70206006)(82740400003)(8936002)(356005)(70586007)(2616005)(107886003)(36906005)(186003)(36860700001)(426003)(5660300002)(316002)(336012)(42186006)(6266002)(54906003)(478600001)(6666004)(36756003)(26005)(2906002)(4744005)(82310400003)(102446001);DIR:OUT;SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Jul 2021 11:55:09.8729 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 24459db2-85e1-4dc0-c389-08d94c3e6407 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.62.198];Helo=[xsj-pvapexch01.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: SN1NAM02FT0059.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR02MB3193 Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Add support for generic pin parameter 'power-source'. To maintain the backward compatibility, 'io-standard' parameter is still supported in the driver. Signed-off-by: Sai Krishna Potthuri --- drivers/pinctrl/pinctrl-zynq.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/pinctrl/pinctrl-zynq.c b/drivers/pinctrl/pinctrl-zynq.c index 5fb924a2eedd..a96af8a76a7a 100644 --- a/drivers/pinctrl/pinctrl-zynq.c +++ b/drivers/pinctrl/pinctrl-zynq.c @@ -1028,6 +1028,7 @@ static int zynq_pinconf_cfg_get(struct pinctrl_dev *pctldev, break; } case PIN_CONFIG_IOSTANDARD: + case PIN_CONFIG_POWER_SOURCE: arg = zynq_pinconf_iostd_get(reg); break; default: @@ -1078,6 +1079,7 @@ static int zynq_pinconf_cfg_set(struct pinctrl_dev *pctldev, break; case PIN_CONFIG_IOSTANDARD: + case PIN_CONFIG_POWER_SOURCE: if (arg <= zynq_iostd_min || arg >= zynq_iostd_max) { dev_warn(pctldev->dev, "unsupported IO standard '%u'\n", From patchwork Wed Jul 21 11:52:33 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sai Krishna Potthuri X-Patchwork-Id: 1508165 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=linux-gpio-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=xilinx.onmicrosoft.com header.i=@xilinx.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-xilinx-onmicrosoft-com header.b=HkJQ2Dnn; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4GVDjQ5PdYz9sPf for ; Wed, 21 Jul 2021 22:02:34 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237398AbhGULVr (ORCPT ); Wed, 21 Jul 2021 07:21:47 -0400 Received: from mail-bn8nam11on2056.outbound.protection.outlook.com ([40.107.236.56]:6496 "EHLO NAM11-BN8-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S236665AbhGULOu (ORCPT ); Wed, 21 Jul 2021 07:14:50 -0400 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=iI6PJzhYg6R+N0XRgYFXgLCsBcaZHBrzX+1Z3xNSCYyxPXUMFl5WPV8gRD0jAZeC/mGQc/HClqmW32R3EqskYwg50QkYbNLV3H0/IoEgnU6sCjB+3WE8Y5Rbf1Hv8ie3j26pgJ45DdObQYLVqlHSqwpi95G0jX9I+3TDYxmanqD41OqTHq09E1q2u6ow+6Zz8VccgFHeYIj/t5YLf2qRlgTkMSSzghC/qKQSujtZSmP2gYCfV+u0yd96cCAldk7DXNNLVlkMCM6y/mUPCSNVnOq6fVNzz4f0itSbYBG/Bb9hl1ywGwGACQPmFMlIDX87ntTVNsp9RNabrb452tX16g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Cjldc77sArK05bnXcS1ATHkH1P/OywKlfOjvCu5X4tE=; b=LfKlZJ/DBoPiskl2iwRPDwT5/m8hGD5wv7Deit5NSJWUMkVMysNhwcFx4c16og4BNU2AreQ0pt2c2fmS+6SW8bEM7x7s/cb/fl/U9YI0bIXLSw7tKiSwUE0TCqoNYNRErT/GZPraVo48+dsjx+t7evNSO4odAL79wvYZrr0n8FlqpJE9nLEXjbESb2/UGucg8fnfTtIXva+TOBWfMcmAVgTkw0pHVbI5FvNlEKCWN02UsKdFHVHFAtDbUE3eylBh1F9oyZLNIOzUijRpGhAe5d7UlbDpZw3wYhnRo/UKZzEIw7M3hIrx+JJUJkFoBZRnDi5YnFbRFhZTSWrNpndq8g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=gmail.com smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Cjldc77sArK05bnXcS1ATHkH1P/OywKlfOjvCu5X4tE=; b=HkJQ2DnnCKfD146Z70Nutr+SvyQRJ6qakboA3Mpwz76TCr9t2D5EGkRYFJLoRSIfxr0IPEnO0t27wwSFOxq57JBaamV7ki+45pA4y+hAcu0t4zLVP1zl8zt5yBDoUoSj67iAv9whXLSuBy5abWkBdBEN8i7nUqcV7SKbOSjDOsg= Received: from BN9PR03CA0672.namprd03.prod.outlook.com (2603:10b6:408:10e::17) by BYAPR02MB4566.namprd02.prod.outlook.com (2603:10b6:a03:57::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.23; Wed, 21 Jul 2021 11:55:24 +0000 Received: from BN1NAM02FT059.eop-nam02.prod.protection.outlook.com (2603:10b6:408:10e:cafe::b8) by BN9PR03CA0672.outlook.office365.com (2603:10b6:408:10e::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.22 via Frontend Transport; Wed, 21 Jul 2021 11:55:24 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; gmail.com; dkim=none (message not signed) header.d=none;gmail.com; dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch02.xlnx.xilinx.com; Received: from xsj-pvapexch02.xlnx.xilinx.com (149.199.62.198) by BN1NAM02FT059.mail.protection.outlook.com (10.13.2.167) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.4352.24 via Frontend Transport; Wed, 21 Jul 2021 11:55:24 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.2; Wed, 21 Jul 2021 04:55:18 -0700 Received: from smtp.xilinx.com (172.19.127.96) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.2 via Frontend Transport; Wed, 21 Jul 2021 04:55:18 -0700 Envelope-to: git@xilinx.com, saikrishna12468@gmail.com, robh+dt@kernel.org, linus.walleij@linaro.org, gregkh@linuxfoundation.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org Received: from [172.23.64.106] (port=50909 helo=xhdvnc125.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1m6Aon-000EcW-CC; Wed, 21 Jul 2021 04:55:17 -0700 Received: by xhdvnc125.xilinx.com (Postfix, from userid 14964) id BD9BC121DFD; Wed, 21 Jul 2021 17:24:23 +0530 (IST) From: Sai Krishna Potthuri To: Linus Walleij , Rob Herring , Michal Simek , "Greg Kroah-Hartman" CC: , , , , , , Sai Krishna Potthuri Subject: [PATCH 4/4] arm: dts: zynq: Replace 'io-standard' with 'power-source' property Date: Wed, 21 Jul 2021 17:22:33 +0530 Message-ID: <1626868353-96475-5-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> X-Mailer: git-send-email 2.1.1 In-Reply-To: <1626868353-96475-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> References: <1626868353-96475-1-git-send-email-lakshmi.sai.krishna.potthuri@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 352e2341-a814-432b-a0eb-08d94c3e6c9b X-MS-TrafficTypeDiagnostic: BYAPR02MB4566: X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Oob-TLC-OOBClassifiers: OLM:1824; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: DArrvsnUO2cGJ/FtSDfoyBkEB20SdDtrydvLPxFuWI3TpS+gdn2r/NkUBsHxjdsZiz/CEQkznjamP841vDDI6CSbhQzclIXhqDo4c3vlqowZUr+0rWkzYtiFjkJT7WeF96NJ7f1ZYJij3MtuJq8ewAECeWlE66aF5Wg9Zuq1WN6l6H5PpE42L7bN2QM9qcB7lID+7tRR1JM0rdY4X1II5iMPbTQ3R2G0oFtneEMuw3mErpQURRou5RPm3Wfe4ZWvQrgVn1tWWXThU1jwkVPRhvuyeGKakoBpgEAbpGQkqWpiBxEgOzi63LfpQm31YHkHfcrMCyJiUoKG0/ytTTg27mwVdicUgm/zg4T9rEYeqkz9P23ceYT1IPTM40jVvPTkcHlKSh0rF8jQo6zRTvEzzDlHLHCRlWL4DrclUf1RcYveoL9a2pCN33MjxXytpAvvzkAFTAKifBGcHCN50kA2+KpxkataGlgxngH/a/Zib65I1DUd/srYxNpDen7MZNc8lCaf20D4HdQZJceojMra5n2YGkT73hDJyDaW0Si7B/yTNJLSvoKOE6nb2u1b6TS3CJzjp0iD0FuTSWTrB4ajLDfx5GyXarWodyHPSm1dHNwvF5dRovtYewoNqt49/8HzAJwLoaZqZLFLsVfFfCop0B7z7sMWjXfwqqlYs/Zn0wMxCxcldLlEZ/f9uMUCQMzQgOVI8MG00Wp646XLdeQZzkRP8VdsSRhFEQhCgQ0IlhI= X-Forefront-Antispam-Report: CIP:149.199.62.198;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:xsj-pvapexch02.xlnx.xilinx.com;PTR:unknown-62-198.xilinx.com;CAT:NONE;SFS:(4636009)(136003)(39860400002)(396003)(346002)(376002)(36840700001)(46966006)(7636003)(6266002)(47076005)(2906002)(478600001)(5660300002)(8936002)(26005)(70206006)(356005)(4326008)(36756003)(6666004)(70586007)(42186006)(107886003)(36860700001)(8676002)(186003)(336012)(82740400003)(82310400003)(2616005)(36906005)(426003)(83380400001)(316002)(54906003)(110136005)(102446001);DIR:OUT;SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Jul 2021 11:55:24.2148 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 352e2341-a814-432b-a0eb-08d94c3e6c9b X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.62.198];Helo=[xsj-pvapexch02.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: BN1NAM02FT059.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR02MB4566 Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Replace 'io-standard' property with 'power-source' property in all zynq dts files to be in sync with Zynq pinctrl driver. Signed-off-by: Sai Krishna Potthuri --- arch/arm/boot/dts/zynq-ebaz4205.dts | 8 ++++---- arch/arm/boot/dts/zynq-microzed.dts | 2 +- arch/arm/boot/dts/zynq-zc702.dts | 20 ++++++++++---------- arch/arm/boot/dts/zynq-zc706.dts | 18 +++++++++--------- 4 files changed, 24 insertions(+), 24 deletions(-) diff --git a/arch/arm/boot/dts/zynq-ebaz4205.dts b/arch/arm/boot/dts/zynq-ebaz4205.dts index b0b836aedd76..be7eae611fb7 100644 --- a/arch/arm/boot/dts/zynq-ebaz4205.dts +++ b/arch/arm/boot/dts/zynq-ebaz4205.dts @@ -57,7 +57,7 @@ conf { groups = "gpio0_20_grp", "gpio0_32_grp"; - io-standard = <3>; + power-source = <3>; slew-rate = <0>; }; @@ -75,7 +75,7 @@ conf { groups = "sdio0_2_grp"; - io-standard = <3>; + power-source = <3>; slew-rate = <0>; bias-disable; }; @@ -87,7 +87,7 @@ conf-cd { groups = "gpio0_34_grp"; - io-standard = <3>; + power-source = <3>; slew-rate = <0>; bias-high-impedance; bias-pull-up; @@ -102,7 +102,7 @@ conf { groups = "uart1_4_grp"; - io-standard = <3>; + power-source = <3>; slew-rate = <0>; }; diff --git a/arch/arm/boot/dts/zynq-microzed.dts b/arch/arm/boot/dts/zynq-microzed.dts index 6ed84fb15902..f44a4464943b 100644 --- a/arch/arm/boot/dts/zynq-microzed.dts +++ b/arch/arm/boot/dts/zynq-microzed.dts @@ -71,7 +71,7 @@ conf { groups = "usb0_0_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; conf-rx { diff --git a/arch/arm/boot/dts/zynq-zc702.dts b/arch/arm/boot/dts/zynq-zc702.dts index cf70aff26c66..cf1e1cc3d132 100644 --- a/arch/arm/boot/dts/zynq-zc702.dts +++ b/arch/arm/boot/dts/zynq-zc702.dts @@ -206,7 +206,7 @@ conf { groups = "can0_9_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; conf-rx { @@ -229,7 +229,7 @@ conf { groups = "ethernet0_0_grp"; slew-rate = <0>; - io-standard = <4>; + power-source = <4>; }; conf-rx { @@ -252,7 +252,7 @@ conf-mdio { groups = "mdio0_0_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; bias-disable; }; }; @@ -270,7 +270,7 @@ "gpio0_10_grp", "gpio0_11_grp", "gpio0_12_grp", "gpio0_13_grp", "gpio0_14_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; conf-pull-up { @@ -294,7 +294,7 @@ groups = "i2c0_10_grp"; bias-pull-up; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; }; @@ -307,7 +307,7 @@ conf { groups = "sdio0_2_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; bias-disable; }; @@ -321,7 +321,7 @@ bias-high-impedance; bias-pull-up; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; mux-wp { @@ -334,7 +334,7 @@ bias-high-impedance; bias-pull-up; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; }; @@ -347,7 +347,7 @@ conf { groups = "uart1_10_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; conf-rx { @@ -370,7 +370,7 @@ conf { groups = "usb0_0_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; conf-rx { diff --git a/arch/arm/boot/dts/zynq-zc706.dts b/arch/arm/boot/dts/zynq-zc706.dts index 77943c16d33f..d21e3ae4ebb2 100644 --- a/arch/arm/boot/dts/zynq-zc706.dts +++ b/arch/arm/boot/dts/zynq-zc706.dts @@ -150,7 +150,7 @@ conf { groups = "ethernet0_0_grp"; slew-rate = <0>; - io-standard = <4>; + power-source = <4>; }; conf-rx { @@ -173,7 +173,7 @@ conf-mdio { groups = "mdio0_0_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; bias-disable; }; }; @@ -187,7 +187,7 @@ conf { groups = "gpio0_7_grp", "gpio0_46_grp", "gpio0_47_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; conf-pull-up { @@ -211,7 +211,7 @@ groups = "i2c0_10_grp"; bias-pull-up; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; }; @@ -224,7 +224,7 @@ conf { groups = "sdio0_2_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; bias-disable; }; @@ -238,7 +238,7 @@ bias-high-impedance; bias-pull-up; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; mux-wp { @@ -251,7 +251,7 @@ bias-high-impedance; bias-pull-up; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; }; @@ -264,7 +264,7 @@ conf { groups = "uart1_10_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; conf-rx { @@ -287,7 +287,7 @@ conf { groups = "usb0_0_grp"; slew-rate = <0>; - io-standard = <1>; + power-source = <1>; }; conf-rx {