From patchwork Thu Jul 1 09:25:22 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michal Simek X-Patchwork-Id: 1499471 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=monstr-eu.20150623.gappssmtp.com header.i=@monstr-eu.20150623.gappssmtp.com header.a=rsa-sha256 header.s=20150623 header.b=qsAkbJU8; dkim-atps=neutral Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4GFt9Y66Ztz9sWk for ; Thu, 1 Jul 2021 19:25:36 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 19DE082BF4; Thu, 1 Jul 2021 11:25:30 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=monstr.eu Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=monstr-eu.20150623.gappssmtp.com header.i=@monstr-eu.20150623.gappssmtp.com header.b="qsAkbJU8"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id B86C082BF6; Thu, 1 Jul 2021 11:25:28 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,SPF_HELO_NONE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-ed1-x534.google.com (mail-ed1-x534.google.com [IPv6:2a00:1450:4864:20::534]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 6418882BD9 for ; Thu, 1 Jul 2021 11:25:25 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=monstr.eu Authentication-Results: phobos.denx.de; spf=none smtp.mailfrom=monstr@monstr.eu Received: by mail-ed1-x534.google.com with SMTP id t3so7411456edc.7 for ; Thu, 01 Jul 2021 02:25:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=monstr-eu.20150623.gappssmtp.com; s=20150623; h=from:subject:to:cc:message-id:date:user-agent:mime-version :content-language:content-transfer-encoding; bh=I3GotxC3CpWoxKjbgqJhKeZBHW0uzwye0e9N+YYlVCg=; b=qsAkbJU8XIya37d2Rwh0PMitGtWHYa+FtRcQgq2OTGK09tx2h2FgLqy8PIaGGKK8Qp rPulGwqtSj4p05Pc3OqsBLFv8H/N/ruuEP8Hq0+3rDR9xyk0gQ5vAti/2sy4WWw0js0x cYgZt5dIdcEsIuURXhEhJjSbObs7Nuuom4jMv2wW78iBSjIPMtd4tuw0ONZyJEKH2AwW KLGfrU4bGx1L6XuvVox/AVWdE7DNy9pUDWfHVc/Q5QxoetfovjhrwunANJSQzWMQ5rx8 x5BGUa5s+z6LU43nZ08j4ViB4fKdXFKx0sv8/NGTcZfk74rPl5pCXELI1dH3mbvRaKff /2cg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:subject:to:cc:message-id:date:user-agent :mime-version:content-language:content-transfer-encoding; bh=I3GotxC3CpWoxKjbgqJhKeZBHW0uzwye0e9N+YYlVCg=; b=ivUP5WHWcqQYcK39Fx2x+z967EOxq8naWTi6nXbOthKKZi3R1EN7/E2Npo1MM8xk3w UtfycIVDOG8YgoIh6rAp0BWuWv7u2YcJFLYZ9iRXlhzUCSoSY4jMzqCr31lq9CB0PxAO plRVxbHS2fIYPSLoVNeiAAhfs0NsFfs3GiY08OTP6aO15Sq8K3c4/IILO0I4VSYe2rAj MJw/3Nr98YScyi3jr2WgbKWX86zLamlK1QUtIul3a6QGetx/gW/Un+ji+3/B0wIXKowO BQJJflZS/ovkcGN8FpF4qi7HPqpcuKRvCjpeYUPbtNCymd17AuFIB6m7yb7dsFf8X25T qQHg== X-Gm-Message-State: AOAM533puRbqiMZW12T0WrIu0f3Vh5UOcLgyik+lp5lnmcQ3ubhr5SNp tmaPNI/q1lu1df1dGB5VUPbTjKDXjEXlnRqr X-Google-Smtp-Source: ABdhPJyBeqRE1RXBeQOT/ud7EEiHOoRyex7M9atgqcf6ucKSqFC3zqfoZM40WtTDJ39pS6AD6vOBtg== X-Received: by 2002:a05:6402:406:: with SMTP id q6mr52390379edv.149.1625131524649; Thu, 01 Jul 2021 02:25:24 -0700 (PDT) Received: from ?IPv6:2a02:768:2307:40d6::45a? ([2a02:768:2307:40d6::45a]) by smtp.gmail.com with ESMTPSA id v24sm2066090eds.39.2021.07.01.02.25.23 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 01 Jul 2021 02:25:24 -0700 (PDT) From: Michal Simek Subject: [GIT PULL] xilinx patches for v2021.10 To: Tom Rini Cc: U-Boot Mailing List Message-ID: Date: Thu, 1 Jul 2021 11:25:22 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.11.0 MIME-Version: 1.0 Content-Language: en-US X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean Hi, please pull these patches to your tree (next). There are a lot of DT syncup changes which are also going to Linux kernel. CI loop doesn't show any problem. BTW: Isn't there any option in CI not to run builds against the same sha1? Because I see build for the branch itself and then for the tag which is kind of wasting of resources. Thanks, Michal The following changes since commit 1ce892cb1ce970d8ee6ffcecc22351c84e67fca4: azure: Use msys2 20210604 installer for Windows build (2021-06-22 09:06:03 -0400) are available in the Git repository at: git@source.denx.de:u-boot/custodians/u-boot-microblaze.git tags/xilinx-for-v2021.10 for you to fetch changes up to 45576273e9209309238f332c85a6fef955c49b59: xilinx: zynqmp: Add support for 67dr silicon (2021-07-01 09:25:06 +0200) ---------------------------------------------------------------- Xilinx changes for v2021.10 clk: - Add driver for Xilinx Clocking Wizard IP fdt: - Also record architecture in /fit-images net: - Fix plat/priv data handling in axi emac - Add support for 10G/25G speeds pca953x: - Add missing dependency on i2c serial: - Fix dependencies for DEBUG uart for pl010/pl011 - Add setconfig option for cadence serial driver watchdog: - Add cadence wdt expire now function zynq: - Update DT bindings to reflect the latest state and descriptions zynqmp: - Update DT bindings to reflect the latest state and descriptions - SPL: Add support for ECC DRAM initialization - Fix R5 core 1 handling logic - Enable firmware driver for mini configurations - Enable secure boot, regulators, wdt - Add support xck devices and 67dr - Add psu init for sm/smk-k26 SOMs - Add handling for MMC seq number via mmc_get_env_dev() - Handle reserved memory locations - Add support for u-boot.itb generation for secure OS - Handle BL32 handoffs for secure OS - Add support for 64bit addresses for u-boot.its generation - Change eeprom handling via nvmem aliases ---------------------------------------------------------------- Ashok Reddy Soma (3): arm64: zynqmp: Fix application loading on R5 core1 net: xilinx: axi_emac: Cleanup of of_to_plat() net: xilinx: axi_emac: Add support for 10G/25G AXI ethernet Jorge Ramirez-Ortiz (1): zynqmp: spl: support DRAM ECC initialization Kunihiko Hayashi (1): serial: zynq: Add support for serial parameters Michal Simek (44): gpio: pca953x: Add missing i2c dependency ARM: zynq: Convert at25 binding to new description on zc770-xm013 ARM: zynq: Fix OCM mapping to be aligned with binding on zc702 arm64: zynqmp: Enable EFI secure boot arm64: zynqmp: Add support for SVD devices arm64: zynqmp: Enable gpio driver for zcu1275/zcu1285 ARM: zynq: Rename bus to be align with simple-bus yaml arm64: zynqmp: Add psu_init_gpl for k26 boards arm64: zynqmp: Handle MMC seq number based on boot device arm64: zynqmp: Update psgtr clocks index for boards arm64: zynqmp: Disable CCI by default arm64: zynqmp: Add reset description for sata arm64: zynqmp: Move DP nodes to the end of file (zcu106) arm64: zynqmp: Add label for zynqmp_ipi arm64: zynqmp: Update Copyright years to 2021 zynqmp: Enable regulators zynqmp: Do not place u-boot to reserved memory location zynqmp: Generate u-boot.its also with TEE dynamically zynqmp: Pass bl32 entry to TF-A via xilinx handoff structure zynqmp: Remove u-boot,dm-pre-reloc for uart instances arm64: zynqmp: Remove additional header from zc1232 DT arm64: zynqmp: Add maximum-speed property for dwc3 nodes arm64: zynqmp: Remove addition newline from zc1751 dc1 arm64: zynqmp: Remove unused dp_aclk clock arm64: zynqmp: Sync dp port location on zc1751 dc4 arm64: zynqmp: Sync psgtr location on zcu100/zcu106 xilinx: Convert xlnx,eeprom property to nvmem alias arm64: zynqmp: Remove si5328 and si5382 nodes arm64: zynqmp: Remove can aliases from zc1751 arm64: zynqmp: Remove unused property from SD/USB arm64: zynqmp: Remove information about dma clock on zcu106 arm64: zynqmp: Sync psgtr location on zcu104/zcu111/zc1751-dc1 arm64: zynqmp: Add support for 64bit addresses in its arm64: zynqmp: Remove revA compatibility string from kv260 revB/1 arm64: zynqmp: Use overlay sugar syntax for Kria SOM arm64: zynqmp: Update usb dwc3 DT description arm64: zynqmp: Enable USB3.0 for dc2/dc3 arm64: zynqmp: Remove gpio from aliases list arm64: zynqmp: Add psgtr description to zc1751 dc1 board arm64: zynqmp: Add missing year in Kria dts files spl: fit: Also record architecture in /fit-images serial: Add additional depencies for PL010 and PL011 drivers arm64: zynqmp: Enable WDT command watchdog: cadence: Add expire_now method Piyush Mehta (1): arm64: dts: zynqmp: Add psgtr and phy entry for USB and SATA node Srinivas Neeli (1): arm64: zynqmp: rtc: Update rtc calibration value Stefano Stabellini (1): arm64: zynqmp: Add missing SMID for pcie to zynqmp.dtsi T Karthik Reddy (2): arm64: xilinx: Set CONFIG_ZYNQMP_FIRMWARE config for mini emmc xilinx: zynqmp: Add support for 67dr silicon Zhengxun (1): clk: zynq: Add clock wizard driver arch/arm/dts/avnet-ultrazedev-cc-v1.0-ultrazedev-som-v1.0.dts | 2 +- arch/arm/dts/zynq-7000.dtsi | 2 +- arch/arm/dts/zynq-syzygy-hub.dts | 2 +- arch/arm/dts/zynq-zc702.dts | 6 + arch/arm/dts/zynq-zc770-xm013.dts | 7 +- arch/arm/dts/zynqmp-a2197-revA.dts | 4 +- arch/arm/dts/zynqmp-clk-ccf.dtsi | 9 +- arch/arm/dts/zynqmp-e-a2197-00-revA.dts | 4 +- arch/arm/dts/zynqmp-g-a2197-00-revA.dts | 4 +- arch/arm/dts/zynqmp-m-a2197-01-revA.dts | 5 +- arch/arm/dts/zynqmp-m-a2197-02-revA.dts | 5 +- arch/arm/dts/zynqmp-m-a2197-03-revA.dts | 5 +- arch/arm/dts/zynqmp-p-a2197-00-revA.dts | 6 +- arch/arm/dts/zynqmp-sck-kv-g-revA.dts | 594 +++++++++++++++++++++++++++++++++++++++++----------------------------------------------- arch/arm/dts/zynqmp-sck-kv-g-revB.dts | 575 ++++++++++++++++++++++++++++++++++++++++--------------------------------------------- arch/arm/dts/zynqmp-sm-k26-revA-u-boot.dtsi | 2 +- arch/arm/dts/zynqmp-sm-k26-revA.dts | 7 +- arch/arm/dts/zynqmp-smk-k26-revA-u-boot.dtsi | 2 +- arch/arm/dts/zynqmp-smk-k26-revA.dts | 2 +- arch/arm/dts/zynqmp-topic-miamimp-xilinx-xdp-v1r1.dts | 1 - arch/arm/dts/zynqmp-zc1232-revA.dts | 3 +- arch/arm/dts/zynqmp-zc1751-xm015-dc1.dts | 22 ++-- arch/arm/dts/zynqmp-zc1751-xm016-dc2.dts | 7 +- arch/arm/dts/zynqmp-zc1751-xm017-dc3.dts | 41 ++++++- arch/arm/dts/zynqmp-zc1751-xm018-dc4.dts | 21 ++-- arch/arm/dts/zynqmp-zc1751-xm019-dc5.dts | 3 +- arch/arm/dts/zynqmp-zcu100-revC.dts | 11 +- arch/arm/dts/zynqmp-zcu102-revA.dts | 15 +-- arch/arm/dts/zynqmp-zcu104-revA.dts | 23 ++-- arch/arm/dts/zynqmp-zcu104-revC.dts | 24 ++-- arch/arm/dts/zynqmp-zcu106-revA.dts | 49 +++----- arch/arm/dts/zynqmp-zcu111-revA.dts | 15 +-- arch/arm/dts/zynqmp-zcu1275-revA.dts | 6 +- arch/arm/dts/zynqmp-zcu1275-revB.dts | 6 +- arch/arm/dts/zynqmp-zcu1285-revA.dts | 6 +- arch/arm/dts/zynqmp-zcu208-revA.dts | 12 +- arch/arm/dts/zynqmp-zcu216-revA.dts | 12 +- arch/arm/dts/zynqmp.dtsi | 38 ++++-- arch/arm/mach-zynqmp/Kconfig | 35 ++++++ arch/arm/mach-zynqmp/Makefile | 1 + arch/arm/mach-zynqmp/ecc_spl_init.c | 163 ++++++++++++++++++++++++ arch/arm/mach-zynqmp/handoff.c | 19 ++- arch/arm/mach-zynqmp/include/mach/ecc_spl_init.h | 13 ++ arch/arm/mach-zynqmp/include/mach/hardware.h | 2 + arch/arm/mach-zynqmp/mkimage_fit_atf.sh | 59 ++++++++- arch/arm/mach-zynqmp/mp.c | 70 ++++++----- arch/arm/mach-zynqmp/spl.c | 4 + board/xilinx/zynqmp/zynqmp-sm-k26-revA/psu_init_gpl.c | 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ board/xilinx/zynqmp/zynqmp-smk-k26-revA | 1 + board/xilinx/zynqmp/zynqmp.c | 89 +++++++++++++- common/fdt_support.c | 4 +- common/spl/spl_fit.c | 3 +- configs/xilinx_versal_mini_emmc0_defconfig | 1 + configs/xilinx_versal_mini_emmc1_defconfig | 1 + configs/xilinx_zynqmp_mini_emmc0_defconfig | 1 + configs/xilinx_zynqmp_mini_emmc1_defconfig | 1 + configs/xilinx_zynqmp_virt_defconfig | 6 + drivers/clk/Kconfig | 11 ++ drivers/clk/Makefile | 1 + drivers/clk/clk-xlnx-clock-wizard.c | 186 ++++++++++++++++++++++++++++ drivers/gpio/Kconfig | 2 +- drivers/net/xilinx_axi_emac.c | 193 +++++++++++++++++++++-------- drivers/serial/Kconfig | 4 +- drivers/serial/serial_zynq.c | 68 +++++++++++ drivers/watchdog/cdns_wdt.c | 41 ++++++- include/fdt_support.h | 3 +- 66 files changed, 2295 insertions(+), 918 deletions(-) create mode 100644 arch/arm/mach-zynqmp/ecc_spl_init.c create mode 100644 arch/arm/mach-zynqmp/include/mach/ecc_spl_init.h create mode 100644 board/xilinx/zynqmp/zynqmp-sm-k26-revA/psu_init_gpl.c create mode 120000 board/xilinx/zynqmp/zynqmp-smk-k26-revA create mode 100644 drivers/clk/clk-xlnx-clock-wizard.c