From patchwork Wed Jun 16 22:47:22 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chun-Jie Chen X-Patchwork-Id: 1493119 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4G50jm5jRTz9sWF for ; Thu, 17 Jun 2021 08:49:16 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234215AbhFPWvU (ORCPT ); Wed, 16 Jun 2021 18:51:20 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:51592 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S234190AbhFPWvU (ORCPT ); Wed, 16 Jun 2021 18:51:20 -0400 X-UUID: 3a3c6d545c9a40c9bb4f95da579b009d-20210617 X-UUID: 3a3c6d545c9a40c9bb4f95da579b009d-20210617 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1882767885; Thu, 17 Jun 2021 06:49:11 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs07n2.mediatek.inc (172.21.101.141) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 17 Jun 2021 06:49:09 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 17 Jun 2021 06:49:09 +0800 From: Chun-Jie Chen To: Matthias Brugger , Stephen Boyd , Nicolas Boichat , Rob Herring CC: , , , , , , , Chun-Jie Chen Subject: [PATCH 01/22] dt-bindings: ARM: Mediatek: Add new document bindings of MT8195 clock Date: Thu, 17 Jun 2021 06:47:22 +0800 Message-ID: <20210616224743.5109-2-chun-jie.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210616224743.5109-1-chun-jie.chen@mediatek.com> References: <20210616224743.5109-1-chun-jie.chen@mediatek.com> MIME-Version: 1.0 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This patch adds the new binding documentation for system clock and functional clock on Mediatek MT8195. Signed-off-by: Chun-Jie Chen --- .../arm/mediatek/mediatek,mt8195-clock.yaml | 287 ++++++++++++++++++ .../mediatek/mediatek,mt8195-sys-clock.yaml | 66 ++++ 2 files changed, 353 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-clock.yaml create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml diff --git a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-clock.yaml b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-clock.yaml new file mode 100644 index 000000000000..21554b3515cf --- /dev/null +++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-clock.yaml @@ -0,0 +1,287 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/arm/mediatek/mediatek,mt8195-clock.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: MediaTek Functional Clock Controller for MT8195 + +maintainers: + - Chun-Jie Chen + +description: + The Mediatek functional clock controller provides various clocks on MT8195. + +properties: + compatible: + oneOf: + - items: + - enum: + - mediatek,mt8195-nnasys + - mediatek,mt8195-scp_adsp + - mediatek,mt8195-audsys + - mediatek,mt8195-audsys_src + - mediatek,mt8195-imp_iic_wrap_s + - mediatek,mt8195-imp_iic_wrap_w + - mediatek,mt8195-mfgcfg + - mediatek,mt8195-vppsys0 + - mediatek,mt8195-wpesys + - mediatek,mt8195-wpesys_vpp0 + - mediatek,mt8195-wpesys_vpp1 + - mediatek,mt8195-vppsys1 + - mediatek,mt8195-imgsys + - mediatek,mt8195-imgsys1_dip_top + - mediatek,mt8195-imgsys1_dip_nr + - mediatek,mt8195-imgsys1_wpe + - mediatek,mt8195-ipesys + - mediatek,mt8195-camsys + - mediatek,mt8195-camsys_rawa + - mediatek,mt8195-camsys_yuva + - mediatek,mt8195-camsys_rawb + - mediatek,mt8195-camsys_yuvb + - mediatek,mt8195-camsys_mraw + - mediatek,mt8195-ccusys + - mediatek,mt8195-vdecsys_soc + - mediatek,mt8195-vdecsys + - mediatek,mt8195-vdecsys_core1 + - mediatek,mt8195-apusys_pll + - mediatek,mt8195-vencsys + - mediatek,mt8195-vencsys_core1 + - mediatek,mt8195-vdosys0 + - mediatek,mt8195-vdosys1 + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + nnasys: clock-controller@10211000 { + compatible = "mediatek,mt8195-nnasys"; + reg = <0x10211000 0x1000>; + #clock-cells = <1>; + }; + + - | + scp_adsp: clock-controller@10720000 { + compatible = "mediatek,mt8195-scp_adsp"; + reg = <0x10720000 0x1000>; + #clock-cells = <1>; + }; + + - | + audsys: clock-controller@10890000 { + compatible = "mediatek,mt8195-audsys"; + reg = <0x10890000 0x10000>; + #clock-cells = <1>; + }; + + - | + audsys_src: clock-controller@108a0000 { + compatible = "mediatek,mt8195-audsys_src"; + reg = <0x108a0000 0x2000>; + #clock-cells = <1>; + }; + + - | + imp_iic_wrap_s: clock-controller@11d03000 { + compatible = "mediatek,mt8195-imp_iic_wrap_s"; + reg = <0x11d03000 0x1000>; + #clock-cells = <1>; + }; + + - | + imp_iic_wrap_w: clock-controller@11e05000 { + compatible = "mediatek,mt8195-imp_iic_wrap_w"; + reg = <0x11e05000 0x1000>; + #clock-cells = <1>; + }; + + - | + mfgcfg: clock-controller@13fbf000 { + compatible = "mediatek,mt8195-mfgcfg"; + reg = <0x13fbf000 0x1000>; + #clock-cells = <1>; + }; + + - | + vppsys0: clock-controller@14000000 { + compatible = "mediatek,mt8195-vppsys0"; + reg = <0x14000000 0x1000>; + #clock-cells = <1>; + }; + + - | + wpesys: clock-controller@14e00000 { + compatible = "mediatek,mt8195-wpesys"; + reg = <0x14e00000 0x1000>; + #clock-cells = <1>; + }; + + - | + wpesys_vpp0: clock-controller@14e02000 { + compatible = "mediatek,mt8195-wpesys_vpp0"; + reg = <0x14e02000 0x1000>; + #clock-cells = <1>; + }; + + - | + wpesys_vpp1: clock-controller@14e03000 { + compatible = "mediatek,mt8195-wpesys_vpp1"; + reg = <0x14e03000 0x1000>; + #clock-cells = <1>; + }; + + - | + vppsys1: clock-controller@14f00000 { + compatible = "mediatek,mt8195-vppsys1"; + reg = <0x14f00000 0x1000>; + #clock-cells = <1>; + }; + + - | + imgsys: clock-controller@15000000 { + compatible = "mediatek,mt8195-imgsys"; + reg = <0x15000000 0x1000>; + #clock-cells = <1>; + }; + + - | + imgsys1_dip_top: clock-controller@15110000 { + compatible = "mediatek,mt8195-imgsys1_dip_top"; + reg = <0x15110000 0x1000>; + #clock-cells = <1>; + }; + + - | + imgsys1_dip_nr: clock-controller@15130000 { + compatible = "mediatek,mt8195-imgsys1_dip_nr"; + reg = <0x15130000 0x1000>; + #clock-cells = <1>; + }; + + - | + imgsys1_wpe: clock-controller@15220000 { + compatible = "mediatek,mt8195-imgsys1_wpe"; + reg = <0x15220000 0x1000>; + #clock-cells = <1>; + }; + + - | + ipesys: clock-controller@15330000 { + compatible = "mediatek,mt8195-ipesys"; + reg = <0x15330000 0x1000>; + #clock-cells = <1>; + }; + + - | + camsys: clock-controller@16000000 { + compatible = "mediatek,mt8195-camsys"; + reg = <0x16000000 0x1000>; + #clock-cells = <1>; + }; + + - | + camsys_rawa: clock-controller@1604f000 { + compatible = "mediatek,mt8195-camsys_rawa"; + reg = <0x1604f000 0x1000>; + #clock-cells = <1>; + }; + + - | + camsys_yuva: clock-controller@1606f000 { + compatible = "mediatek,mt8195-camsys_yuva"; + reg = <0x1606f000 0x1000>; + #clock-cells = <1>; + }; + + - | + camsys_rawb: clock-controller@1608f000 { + compatible = "mediatek,mt8195-camsys_rawb"; + reg = <0x1608f000 0x1000>; + #clock-cells = <1>; + }; + + - | + camsys_yuvb: clock-controller@160af000 { + compatible = "mediatek,mt8195-camsys_yuvb"; + reg = <0x160af000 0x1000>; + #clock-cells = <1>; + }; + + - | + camsys_mraw: clock-controller@16140000 { + compatible = "mediatek,mt8195-camsys_mraw"; + reg = <0x16140000 0x1000>; + #clock-cells = <1>; + }; + + - | + ccusys: clock-controller@17200000 { + compatible = "mediatek,mt8195-ccusys"; + reg = <0x17200000 0x1000>; + #clock-cells = <1>; + }; + + - | + vdecsys_soc: clock-controller@1800f000 { + compatible = "mediatek,mt8195-vdecsys_soc"; + reg = <0x1800f000 0x1000>; + #clock-cells = <1>; + }; + + - | + vdecsys: clock-controller@1802f000 { + compatible = "mediatek,mt8195-vdecsys"; + reg = <0x1802f000 0x1000>; + #clock-cells = <1>; + }; + + - | + vdecsys_core1: clock-controller@1803f000 { + compatible = "mediatek,mt8195-vdecsys_core1"; + reg = <0x1803f000 0x1000>; + #clock-cells = <1>; + }; + + - | + apusys_pll: clock-controller@190f3000 { + compatible = "mediatek,mt8195-apusys_pll"; + reg = <0x190f3000 0x1000>; + #clock-cells = <1>; + }; + + - | + vencsys: clock-controller@1a000000 { + compatible = "mediatek,mt8195-vencsys"; + reg = <0x1a000000 0x1000>; + #clock-cells = <1>; + }; + + - | + vencsys_core1: clock-controller@1b000000 { + compatible = "mediatek,mt8195-vencsys_core1"; + reg = <0x1b000000 0x1000>; + #clock-cells = <1>; + }; + + - | + vdosys0: clock-controller@1c01a000 { + compatible = "mediatek,mt8195-vdosys0"; + reg = <0x1c01a000 0x1000>; + #clock-cells = <1>; + }; + + - | + vdosys1: clock-controller@1c100000 { + compatible = "mediatek,mt8195-vdosys1"; + reg = <0x1c100000 0x1000>; + #clock-cells = <1>; + }; diff --git a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml new file mode 100644 index 000000000000..ea379452ba91 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8195-sys-clock.yaml @@ -0,0 +1,66 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/arm/mediatek/mediatek,mt8195-sys-clock.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: MediaTek System Clock Controller for MT8195 + +maintainers: + - Chun-Jie Chen + +description: + The Mediatek system clock controller provides various clocks and system configuration + like reset and bus protection on MT8195. + +properties: + compatible: + oneOf: + - items: + - enum: + - mediatek,mt8195-topckgen + - mediatek,mt8195-infracfg_ao + - mediatek,mt8195-apmixedsys + - mediatek,mt8195-pericfg_ao + - const: syscon + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + topckgen: syscon@10000000 { + compatible = "mediatek,mt8195-topckgen", "syscon"; + reg = <0x10000000 0x1000>; + #clock-cells = <1>; + }; + + - | + infracfg_ao: syscon@10001000 { + compatible = "mediatek,mt8195-infracfg_ao", "syscon"; + reg = <0x10001000 0x1000>; + #clock-cells = <1>; + }; + + - | + apmixedsys: syscon@1000c000 { + compatible = "mediatek,mt8195-apmixedsys", "syscon"; + reg = <0x1000c000 0x1000>; + #clock-cells = <1>; + }; + + - | + pericfg_ao: syscon@11003000 { + compatible = "mediatek,mt8195-pericfg_ao", "syscon"; + reg = <0x11003000 0x1000>; + #clock-cells = <1>; + }; From patchwork Wed Jun 16 22:47:23 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chun-Jie Chen X-Patchwork-Id: 1493120 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4G50js1Mnlz9sW6 for ; Thu, 17 Jun 2021 08:49:21 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234230AbhFPWv0 (ORCPT ); Wed, 16 Jun 2021 18:51:26 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:33181 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S234231AbhFPWv0 (ORCPT ); Wed, 16 Jun 2021 18:51:26 -0400 X-UUID: 82596ddd2ef2491cbef1a61aca824f56-20210617 X-UUID: 82596ddd2ef2491cbef1a61aca824f56-20210617 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw02.mediatek.com (envelope-from ) (Generic MTA with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 854005106; Thu, 17 Jun 2021 06:49:16 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs06n2.mediatek.inc (172.21.101.130) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 17 Jun 2021 06:49:15 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Thu, 17 Jun 2021 06:49:14 +0800 From: Chun-Jie Chen To: Matthias Brugger , Stephen Boyd , Nicolas Boichat , Rob Herring CC: , , , , , , , Chun-Jie Chen Subject: [PATCH 02/22] clk: mediatek: Add dt-bindings of MT8195 clocks Date: Thu, 17 Jun 2021 06:47:23 +0800 Message-ID: <20210616224743.5109-3-chun-jie.chen@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20210616224743.5109-1-chun-jie.chen@mediatek.com> References: <20210616224743.5109-1-chun-jie.chen@mediatek.com> MIME-Version: 1.0 X-MTK: N Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add MT8195 clock dt-bindings, include topckgen, apmixedsys, infracfg_ao, pericfg_ao and subsystem clocks. Signed-off-by: Chun-Jie Chen --- include/dt-bindings/clock/mt8195-clk.h | 989 +++++++++++++++++++++++++ 1 file changed, 989 insertions(+) create mode 100644 include/dt-bindings/clock/mt8195-clk.h diff --git a/include/dt-bindings/clock/mt8195-clk.h b/include/dt-bindings/clock/mt8195-clk.h new file mode 100644 index 000000000000..c383a9904e76 --- /dev/null +++ b/include/dt-bindings/clock/mt8195-clk.h @@ -0,0 +1,989 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2021 MediaTek Inc. + * Author: Chun-Jie Chen + */ + +#ifndef _DT_BINDINGS_CLK_MT8195_H +#define _DT_BINDINGS_CLK_MT8195_H + +/* TOPCKGEN */ + +#define CLK_TOP_AXI_SEL 0 +#define CLK_TOP_SPM_SEL 1 +#define CLK_TOP_BUS_AXIMEM_SEL 2 +#define CLK_TOP_VPP_SEL 3 +#define CLK_TOP_ETHDR_SEL 4 +#define CLK_TOP_IPE_SEL 5 +#define CLK_TOP_CAM_SEL 6 +#define CLK_TOP_CCU_SEL 7 +#define CLK_TOP_IMG_SEL 8 +#define CLK_TOP_CAMTM_SEL 9 +#define CLK_TOP_DSP_SEL 10 +#define CLK_TOP_DSP1_SEL 11 +#define CLK_TOP_DSP2_SEL 12 +#define CLK_TOP_DSP3_SEL 13 +#define CLK_TOP_DSP4_SEL 14 +#define CLK_TOP_DSP5_SEL 15 +#define CLK_TOP_DSP6_SEL 16 +#define CLK_TOP_DSP7_SEL 17 +#define CLK_TOP_IPU_IF_SEL 18 +#define CLK_TOP_MFG_SEL 19 +#define CLK_TOP_CAMTG_SEL 20 +#define CLK_TOP_CAMTG2_SEL 21 +#define CLK_TOP_CAMTG3_SEL 22 +#define CLK_TOP_CAMTG4_SEL 23 +#define CLK_TOP_CAMTG5_SEL 24 +#define CLK_TOP_UART_SEL 25 +#define CLK_TOP_SPI_SEL 26 +#define CLK_TOP_SPIS_SEL 27 +#define CLK_TOP_MSDC50_0_H_SEL 28 +#define CLK_TOP_MSDC50_0_SEL 29 +#define CLK_TOP_MSDC30_1_SEL 30 +#define CLK_TOP_MSDC30_2_SEL 31 +#define CLK_TOP_INTDIR_SEL 32 +#define CLK_TOP_AUD_INTBUS_SEL 33 +#define CLK_TOP_AUDIO_H_SEL 34 +#define CLK_TOP_PWRAP_ULPOSC_SEL 35 +#define CLK_TOP_ATB_SEL 36 +#define CLK_TOP_PWRMCU_SEL 37 +#define CLK_TOP_DP_SEL 38 +#define CLK_TOP_EDP_SEL 39 +#define CLK_TOP_DPI_SEL 40 +#define CLK_TOP_DISP_PWM0_SEL 41 +#define CLK_TOP_DISP_PWM1_SEL 42 +#define CLK_TOP_USB_SEL 43 +#define CLK_TOP_SSUSB_XHCI_SEL 44 +#define CLK_TOP_USB_1P_SEL 45 +#define CLK_TOP_SSUSB_XHCI_1P_SEL 46 +#define CLK_TOP_USB_2P_SEL 47 +#define CLK_TOP_SSUSB_XHCI_2P_SEL 48 +#define CLK_TOP_USB_3P_SEL 49 +#define CLK_TOP_SSUSB_XHCI_3P_SEL 50 +#define CLK_TOP_I2C_SEL 51 +#define CLK_TOP_SENINF_SEL 52 +#define CLK_TOP_SENINF1_SEL 53 +#define CLK_TOP_SENINF2_SEL 54 +#define CLK_TOP_SENINF3_SEL 55 +#define CLK_TOP_GCPU_SEL 56 +#define CLK_TOP_DXCC_SEL 57 +#define CLK_TOP_DPMAIF_SEL 58 +#define CLK_TOP_AES_UFSFDE_SEL 59 +#define CLK_TOP_UFS_SEL 60 +#define CLK_TOP_UFS_TICK1US_SEL 61 +#define CLK_TOP_UFS_MP_SAP_SEL 62 +#define CLK_TOP_VENC_SEL 63 +#define CLK_TOP_VDEC_SEL 64 +#define CLK_TOP_PWM_SEL 65 +#define CLK_TOP_SPMI_P_MST_SEL 66 +#define CLK_TOP_SPMI_M_MST_SEL 67 +#define CLK_TOP_TL_SEL 68 +#define CLK_TOP_TL_P1_SEL 69 +#define CLK_TOP_AES_MSDCFDE_SEL 70 +#define CLK_TOP_DSI_OCC_SEL 71 +#define CLK_TOP_WPE_VPP_SEL 72 +#define CLK_TOP_HDCP_SEL 73 +#define CLK_TOP_HDCP_24M_SEL 74 +#define CLK_TOP_HD20_DACR_REF_SEL 75 +#define CLK_TOP_HD20_HDCP_C_SEL 76 +#define CLK_TOP_HDMI_XTAL_SEL 77 +#define CLK_TOP_HDMI_APB_SEL 78 +#define CLK_TOP_SNPS_ETH_250M_SEL 79 +#define CLK_TOP_SNPS_ETH_62P4M_PTP_SEL 80 +#define CLK_TOP_SNPS_ETH_50M_RMII_SEL 81 +#define CLK_TOP_DGI_OUT_SEL 82 +#define CLK_TOP_NNA0_SEL 83 +#define CLK_TOP_NNA1_SEL 84 +#define CLK_TOP_ADSP_SEL 85 +#define CLK_TOP_ASM_H_SEL 86 +#define CLK_TOP_ASM_M_SEL 87 +#define CLK_TOP_ASM_L_SEL 88 +#define CLK_TOP_APLL1_SEL 89 +#define CLK_TOP_APLL2_SEL 90 +#define CLK_TOP_APLL3_SEL 91 +#define CLK_TOP_APLL4_SEL 92 +#define CLK_TOP_APLL5_SEL 93 +#define CLK_TOP_I2SO1_M_SEL 94 +#define CLK_TOP_I2SO2_M_SEL 95 +#define CLK_TOP_I2SI1_M_SEL 96 +#define CLK_TOP_I2SI2_M_SEL 97 +#define CLK_TOP_DPTX_M_SEL 98 +#define CLK_TOP_AUD_IEC_SEL 99 +#define CLK_TOP_A1SYS_HP_SEL 100 +#define CLK_TOP_A2SYS_SEL 101 +#define CLK_TOP_A3SYS_SEL 102 +#define CLK_TOP_A4SYS_SEL 103 +#define CLK_TOP_SPINFI_B_SEL 104 +#define CLK_TOP_NFI1X_SEL 105 +#define CLK_TOP_ECC_SEL 106 +#define CLK_TOP_AUDIO_LOCAL_BUS_SEL 107 +#define CLK_TOP_SPINOR_SEL 108 +#define CLK_TOP_DVIO_DGI_REF_SEL 109 +#define CLK_TOP_SRCK_SEL 110 +#define CLK_TOP_RSVD1_SEL 111 +#define CLK_TOP_MFG_FAST_SEL 112 +#define CLK_TOP_CLK26M_D2 113 +#define CLK_TOP_CLK26M_D52 114 +#define CLK_TOP_IN_DGI 115 +#define CLK_TOP_IN_DGI_D2 116 +#define CLK_TOP_IN_DGI_D4 117 +#define CLK_TOP_IN_DGI_D6 118 +#define CLK_TOP_IN_DGI_D8 119 +#define CLK_TOP_MFGPLL_OPP 120 +#define CLK_TOP_MAINPLL 121 +#define CLK_TOP_MAINPLL_D3 122 +#define CLK_TOP_MAINPLL_D4 123 +#define CLK_TOP_MAINPLL_D4_D2 124 +#define CLK_TOP_MAINPLL_D4_D4 125 +#define CLK_TOP_MAINPLL_D4_D8 126 +#define CLK_TOP_MAINPLL_D5 127 +#define CLK_TOP_MAINPLL_D5_D2 128 +#define CLK_TOP_MAINPLL_D5_D4 129 +#define CLK_TOP_MAINPLL_D5_D8 130 +#define CLK_TOP_MAINPLL_D6 131 +#define CLK_TOP_MAINPLL_D6_D2 132 +#define CLK_TOP_MAINPLL_D6_D4 133 +#define CLK_TOP_MAINPLL_D6_D8 134 +#define CLK_TOP_MAINPLL_D7 135 +#define CLK_TOP_MAINPLL_D7_D2 136 +#define CLK_TOP_MAINPLL_D7_D4 137 +#define CLK_TOP_MAINPLL_D7_D8 138 +#define CLK_TOP_MAINPLL_D9 139 +#define CLK_TOP_UNIVPLL 140 +#define CLK_TOP_UNIVPLL_D2 141 +#define CLK_TOP_UNIVPLL_D3 142 +#define CLK_TOP_UNIVPLL_D4 143 +#define CLK_TOP_UNIVPLL_D4_D2 144 +#define CLK_TOP_UNIVPLL_D4_D4 145 +#define CLK_TOP_UNIVPLL_D4_D8 146 +#define CLK_TOP_UNIVPLL_D5 147 +#define CLK_TOP_UNIVPLL_D5_D2 148 +#define CLK_TOP_UNIVPLL_D5_D4 149 +#define CLK_TOP_UNIVPLL_D5_D8 150 +#define CLK_TOP_UNIVPLL_D6 151 +#define CLK_TOP_UNIVPLL_D6_D2 152 +#define CLK_TOP_UNIVPLL_D6_D4 153 +#define CLK_TOP_UNIVPLL_D6_D8 154 +#define CLK_TOP_UNIVPLL_D6_D16 155 +#define CLK_TOP_UNIVPLL_D7 156 +#define CLK_TOP_UNIVPLL_192M 157 +#define CLK_TOP_UNIVPLL_192M_D4 158 +#define CLK_TOP_UNIVPLL_192M_D8 159 +#define CLK_TOP_UNIVPLL_192M_D16 160 +#define CLK_TOP_UNIVPLL_192M_D32 161 +#define CLK_TOP_IMGPLL 162 +#define CLK_TOP_APLL1 163 +#define CLK_TOP_APLL1_D3 164 +#define CLK_TOP_APLL1_D4 165 +#define CLK_TOP_APLL2 166 +#define CLK_TOP_APLL2_D3 167 +#define CLK_TOP_APLL2_D4 168 +#define CLK_TOP_APLL3 169 +#define CLK_TOP_APLL3_D4 170 +#define CLK_TOP_APLL4 171 +#define CLK_TOP_APLL4_D4 172 +#define CLK_TOP_APLL5 173 +#define CLK_TOP_APLL5_D4 174 +#define CLK_TOP_HDMIRX_APLL 175 +#define CLK_TOP_HDMIRX_APLL_D3 176 +#define CLK_TOP_HDMIRX_APLL_D4 177 +#define CLK_TOP_HDMIRX_APLL_D6 178 +#define CLK_TOP_NNAPLL 179 +#define CLK_TOP_MMPLL 180 +#define CLK_TOP_MMPLL_D4 181 +#define CLK_TOP_MMPLL_D4_D2 182 +#define CLK_TOP_MMPLL_D4_D4 183 +#define CLK_TOP_MMPLL_D5 184 +#define CLK_TOP_MMPLL_D5_D2 185 +#define CLK_TOP_MMPLL_D5_D4 186 +#define CLK_TOP_MMPLL_D6 187 +#define CLK_TOP_MMPLL_D6_D2 188 +#define CLK_TOP_MMPLL_D7 189 +#define CLK_TOP_MMPLL_D9 190 +#define CLK_TOP_TVDPLL1 191 +#define CLK_TOP_TVDPLL1_D2 192 +#define CLK_TOP_TVDPLL1_D4 193 +#define CLK_TOP_TVDPLL1_D8 194 +#define CLK_TOP_TVDPLL1_D16 195 +#define CLK_TOP_TVDPLL2 196 +#define CLK_TOP_TVDPLL2_D2 197 +#define CLK_TOP_TVDPLL2_D4 198 +#define CLK_TOP_TVDPLL2_D8 199 +#define CLK_TOP_TVDPLL2_D16 200 +#define CLK_TOP_MSDCPLL 201 +#define CLK_TOP_MSDCPLL_D2 202 +#define CLK_TOP_MSDCPLL_D4 203 +#define CLK_TOP_MSDCPLL_D16 204 +#define CLK_TOP_ETHPLL 205 +#define CLK_TOP_ETHPLL_D2 206 +#define CLK_TOP_ETHPLL_D8 207 +#define CLK_TOP_ETHPLL_D10 208 +#define CLK_TOP_DGIPLL 209 +#define CLK_TOP_DGIPLL_D2 210 +#define CLK_TOP_VDECPLL 211 +#define CLK_TOP_ULPOSC 212 +#define CLK_TOP_ULPOSC_D2 213 +#define CLK_TOP_ULPOSC_D4 214 +#define CLK_TOP_ULPOSC_D7 215 +#define CLK_TOP_ULPOSC_D8 216 +#define CLK_TOP_ULPOSC_D10 217 +#define CLK_TOP_ULPOSC_D16 218 +#define CLK_TOP_ULPOSC2 219 +#define CLK_TOP_ADSPPLL 220 +#define CLK_TOP_ADSPPLL_D2 221 +#define CLK_TOP_ADSPPLL_D4 222 +#define CLK_TOP_ADSPPLL_D8 223 +#define CLK_TOP_MEM_466M 224 +#define CLK_TOP_MPHONE_SLAVE_B 225 +#define CLK_TOP_PEXTP_PIPE 226 +#define CLK_TOP_UFS_RX_SYMBOL 227 +#define CLK_TOP_UFS_TX_SYMBOL 228 +#define CLK_TOP_SSUSB_U3PHY_P1_P_P0 229 +#define CLK_TOP_UFS_RX_SYMBOL1 230 +#define CLK_TOP_FPC 231 +#define CLK_TOP_HDMIRX_P 232 +#define CLK_TOP_APLL12_DIV0 233 +#define CLK_TOP_APLL12_DIV1 234 +#define CLK_TOP_APLL12_DIV2 235 +#define CLK_TOP_APLL12_DIV3 236 +#define CLK_TOP_APLL12_DIV4 237 +#define CLK_TOP_APLL12_DIV9 238 +#define CLK_TOP_CFG_VPP0 239 +#define CLK_TOP_CFG_VPP1 240 +#define CLK_TOP_CFG_VDO0 241 +#define CLK_TOP_CFG_VDO1 242 +#define CLK_TOP_CFG_UNIPLL_SES 243 +#define CLK_TOP_CFG_26M_VPP0 244 +#define CLK_TOP_CFG_26M_VPP1 245 +#define CLK_TOP_CFG_26M_AUD 246 +#define CLK_TOP_CFG_AXI_EAST 247 +#define CLK_TOP_CFG_AXI_EAST_NORTH 248 +#define CLK_TOP_CFG_AXI_NORTH 249 +#define CLK_TOP_CFG_AXI_SOUTH 250 +#define CLK_TOP_CFG_EXT_TEST 251 +#define CLK_TOP_SSUSB_REF 252 +#define CLK_TOP_SSUSB_PHY_REF 253 +#define CLK_TOP_SSUSB_P1_REF 254 +#define CLK_TOP_SSUSB_PHY_P1_REF 255 +#define CLK_TOP_SSUSB_P2_REF 256 +#define CLK_TOP_SSUSB_PHY_P2_REF 257 +#define CLK_TOP_SSUSB_P3_REF 258 +#define CLK_TOP_SSUSB_PHY_P3_REF 259 +#define CLK_TOP_NR_CLK 260 + +/* INFRACFG_AO */ + +#define CLK_INFRA_AO_PMIC_TMR 0 +#define CLK_INFRA_AO_PMIC_AP 1 +#define CLK_INFRA_AO_PMIC_MD 2 +#define CLK_INFRA_AO_PMIC_CONN 3 +#define CLK_INFRA_AO_SEJ 4 +#define CLK_INFRA_AO_APXGPT 5 +#define CLK_INFRA_AO_GCE 6 +#define CLK_INFRA_AO_GCE2 7 +#define CLK_INFRA_AO_THERM 8 +#define CLK_INFRA_AO_PWM_H 9 +#define CLK_INFRA_AO_PWM1 10 +#define CLK_INFRA_AO_PWM2 11 +#define CLK_INFRA_AO_PWM3 12 +#define CLK_INFRA_AO_PWM4 13 +#define CLK_INFRA_AO_PWM 14 +#define CLK_INFRA_AO_UART0 15 +#define CLK_INFRA_AO_UART1 16 +#define CLK_INFRA_AO_UART2 17 +#define CLK_INFRA_AO_UART3 18 +#define CLK_INFRA_AO_UART4 19 +#define CLK_INFRA_AO_GCE_26M 20 +#define CLK_INFRA_AO_CQ_DMA_FPC 21 +#define CLK_INFRA_AO_UART5 22 +#define CLK_INFRA_AO_HDMI_26M 23 +#define CLK_INFRA_AO_SPI0 24 +#define CLK_INFRA_AO_MSDC0 25 +#define CLK_INFRA_AO_MSDC1 26 +#define CLK_INFRA_AO_CG1_MSDC2 27 +#define CLK_INFRA_AO_MSDC0_SRC 28 +#define CLK_INFRA_AO_TRNG 29 +#define CLK_INFRA_AO_AUXADC 30 +#define CLK_INFRA_AO_CPUM 31 +#define CLK_INFRA_AO_HDMI_32K 32 +#define CLK_INFRA_AO_CEC_66M_H 33 +#define CLK_INFRA_AO_IRRX 34 +#define CLK_INFRA_AO_PCIE_TL_26M 35 +#define CLK_INFRA_AO_MSDC1_SRC 36 +#define CLK_INFRA_AO_CEC_66M_B 37 +#define CLK_INFRA_AO_PCIE_TL_96M 38 +#define CLK_INFRA_AO_DEVICE_APC 39 +#define CLK_INFRA_AO_ECC_66M_H 40 +#define CLK_INFRA_AO_DEBUGSYS 41 +#define CLK_INFRA_AO_AUDIO 42 +#define CLK_INFRA_AO_PCIE_TL_32K 43 +#define CLK_INFRA_AO_DBG_TRACE 44 +#define CLK_INFRA_AO_DRAMC_F26M 45 +#define CLK_INFRA_AO_IRTX 46 +#define CLK_INFRA_AO_SSUSB 47 +#define CLK_INFRA_AO_DISP_PWM 48 +#define CLK_INFRA_AO_CLDMA_B 49 +#define CLK_INFRA_AO_AUDIO_26M_B 50 +#define CLK_INFRA_AO_SPI1 51 +#define CLK_INFRA_AO_SPI2 52 +#define CLK_INFRA_AO_SPI3 53 +#define CLK_INFRA_AO_UNIPRO_SYS 54 +#define CLK_INFRA_AO_UNIPRO_TICK 55 +#define CLK_INFRA_AO_UFS_MP_SAP_B 56 +#define CLK_INFRA_AO_PWRMCU 57 +#define CLK_INFRA_AO_PWRMCU_BUS_H 58 +#define CLK_INFRA_AO_APDMA_B 59 +#define CLK_INFRA_AO_SPI4 60 +#define CLK_INFRA_AO_SPI5 61 +#define CLK_INFRA_AO_CQ_DMA 62 +#define CLK_INFRA_AO_AES_UFSFDE 63 +#define CLK_INFRA_AO_AES 64 +#define CLK_INFRA_AO_UFS_TICK 65 +#define CLK_INFRA_AO_SSUSB_XHCI 66 +#define CLK_INFRA_AO_MSDC0_SELF 67 +#define CLK_INFRA_AO_MSDC1_SELF 68 +#define CLK_INFRA_AO_MSDC2_SELF 69 +#define CLK_INFRA_AO_I2S_DMA 70 +#define CLK_INFRA_AO_AP_MSDC0 71 +#define CLK_INFRA_AO_MD_MSDC0 72 +#define CLK_INFRA_AO_CG3_MSDC2 73 +#define CLK_INFRA_AO_GCPU 74 +#define CLK_INFRA_AO_PCIE_PERI_26M 75 +#define CLK_INFRA_AO_GCPU_66M_B 76 +#define CLK_INFRA_AO_GCPU_133M_B 77 +#define CLK_INFRA_AO_DISP_PWM1 78 +#define CLK_INFRA_AO_FBIST2FPC 79 +#define CLK_INFRA_AO_DEVICE_APC_SYNC 80 +#define CLK_INFRA_AO_PCIE_P1_PERI_26M 81 +#define CLK_INFRA_AO_SPIS0 82 +#define CLK_INFRA_AO_SPIS1 83 +#define CLK_INFRA_AO_133M_M_PERI 84 +#define CLK_INFRA_AO_66M_M_PERI 85 +#define CLK_INFRA_AO_PCIE_PL_P_250M_P0 86 +#define CLK_INFRA_AO_PCIE_PL_P_250M_P1 87 +#define CLK_INFRA_AO_PCIE_P1_TL_96M 88 +#define CLK_INFRA_AO_AES_MSDCFDE_0P 89 +#define CLK_INFRA_AO_UFS_TX_SYMBOL 90 +#define CLK_INFRA_AO_UFS_RX_SYMBOL 91 +#define CLK_INFRA_AO_UFS_RX_SYMBOL1 92 +#define CLK_INFRA_AO_PERI_UFS_MEM_SUB 93 +#define CLK_INFRA_AO_NR_CLK 94 + +/* APMIXEDSYS */ + +#define CLK_APMIXED_NNAPLL 0 +#define CLK_APMIXED_RESPLL 1 +#define CLK_APMIXED_ETHPLL 2 +#define CLK_APMIXED_MSDCPLL 3 +#define CLK_APMIXED_TVDPLL1 4 +#define CLK_APMIXED_TVDPLL2 5 +#define CLK_APMIXED_MMPLL 6 +#define CLK_APMIXED_MAINPLL 7 +#define CLK_APMIXED_VDECPLL 8 +#define CLK_APMIXED_IMGPLL 9 +#define CLK_APMIXED_UNIVPLL 10 +#define CLK_APMIXED_HDMIPLL1 11 +#define CLK_APMIXED_HDMIPLL2 12 +#define CLK_APMIXED_HDMIRX_APLL 13 +#define CLK_APMIXED_USB1PLL 14 +#define CLK_APMIXED_ADSPPLL 15 +#define CLK_APMIXED_APLL1 16 +#define CLK_APMIXED_APLL2 17 +#define CLK_APMIXED_APLL3 18 +#define CLK_APMIXED_APLL4 19 +#define CLK_APMIXED_APLL5 20 +#define CLK_APMIXED_MFGPLL 21 +#define CLK_APMIXED_DGIPLL 22 +#define CLK_APMIXED_PLL_SSUSB26M 23 +#define CLK_APMIXED_NR_CLK 24 + +/* NNASYS */ + +#define CLK_NNA_NNA0 0 +#define CLK_NNA_NNA1 1 +#define CLK_NNA_NNA0_EMI 2 +#define CLK_NNA_CKGEN_MEM 3 +#define CLK_NNA_NNA1_EMI 4 +#define CLK_NNA_NNA0_AXI 5 +#define CLK_NNA_NNA1_AXI 6 +#define CLK_NNA_F26M 7 +#define CLK_NNA_AXI 8 +#define CLK_NNA_NR_CLK 9 + +/* SCP_ADSP */ + +#define CLK_SCP_ADSP_AUDIODSP 0 +#define CLK_SCP_ADSP_NR_CLK 1 + +/* AUDSYS */ + +#define CLK_AUD_AFE 0 +#define CLK_AUD_LRCK_CNT 1 +#define CLK_AUD_SPDIFIN_TUNER_APLL 2 +#define CLK_AUD_SPDIFIN_TUNER_DBG 3 +#define CLK_AUD_UL_TML 4 +#define CLK_AUD_APLL1_TUNER 5 +#define CLK_AUD_APLL2_TUNER 6 +#define CLK_AUD_TOP0_SPDF 7 +#define CLK_AUD_APLL 8 +#define CLK_AUD_APLL2 9 +#define CLK_AUD_DAC 10 +#define CLK_AUD_DAC_PREDIS 11 +#define CLK_AUD_TML 12 +#define CLK_AUD_ADC 13 +#define CLK_AUD_DAC_HIRES 14 +#define CLK_AUD_A1SYS_HP 15 +#define CLK_AUD_AFE_DMIC1 16 +#define CLK_AUD_AFE_DMIC2 17 +#define CLK_AUD_AFE_DMIC3 18 +#define CLK_AUD_AFE_DMIC4 19 +#define CLK_AUD_AFE_26M_DMIC_TM 20 +#define CLK_AUD_UL_TML_HIRES 21 +#define CLK_AUD_ADC_HIRES 22 +#define CLK_AUD_ADDA6_ADC 23 +#define CLK_AUD_ADDA6_ADC_HIRES 24 +#define CLK_AUD_LINEIN_TUNER 25 +#define CLK_AUD_EARC_TUNER 26 +#define CLK_AUD_I2SIN 27 +#define CLK_AUD_TDM_IN 28 +#define CLK_AUD_I2S_OUT 29 +#define CLK_AUD_TDM_OUT 30 +#define CLK_AUD_HDMI_OUT 31 +#define CLK_AUD_ASRC11 32 +#define CLK_AUD_ASRC12 33 +#define CLK_AUD_MULTI_IN 34 +#define CLK_AUD_INTDIR 35 +#define CLK_AUD_A1SYS 36 +#define CLK_AUD_A2SYS 37 +#define CLK_AUD_PCMIF 38 +#define CLK_AUD_A3SYS 39 +#define CLK_AUD_A4SYS 40 +#define CLK_AUD_MEMIF_UL1 41 +#define CLK_AUD_MEMIF_UL2 42 +#define CLK_AUD_MEMIF_UL3 43 +#define CLK_AUD_MEMIF_UL4 44 +#define CLK_AUD_MEMIF_UL5 45 +#define CLK_AUD_MEMIF_UL6 46 +#define CLK_AUD_MEMIF_UL8 47 +#define CLK_AUD_MEMIF_UL9 48 +#define CLK_AUD_MEMIF_UL10 49 +#define CLK_AUD_MEMIF_DL2 50 +#define CLK_AUD_MEMIF_DL3 51 +#define CLK_AUD_MEMIF_DL6 52 +#define CLK_AUD_MEMIF_DL7 53 +#define CLK_AUD_MEMIF_DL8 54 +#define CLK_AUD_MEMIF_DL10 55 +#define CLK_AUD_MEMIF_DL11 56 +#define CLK_AUD_GASRC0 57 +#define CLK_AUD_GASRC1 58 +#define CLK_AUD_GASRC2 59 +#define CLK_AUD_GASRC3 60 +#define CLK_AUD_GASRC4 61 +#define CLK_AUD_GASRC5 62 +#define CLK_AUD_GASRC6 63 +#define CLK_AUD_GASRC7 64 +#define CLK_AUD_GASRC8 65 +#define CLK_AUD_GASRC9 66 +#define CLK_AUD_GASRC10 67 +#define CLK_AUD_GASRC11 68 +#define CLK_AUD_GASRC12 69 +#define CLK_AUD_GASRC13 70 +#define CLK_AUD_GASRC14 71 +#define CLK_AUD_GASRC15 72 +#define CLK_AUD_GASRC16 73 +#define CLK_AUD_GASRC17 74 +#define CLK_AUD_GASRC18 75 +#define CLK_AUD_GASRC19 76 +#define CLK_AUD_NR_CLK 77 + +/* AUDSYS_SRC */ + +#define CLK_AUD_SRC_ASRC0 0 +#define CLK_AUD_SRC_ASRC1 1 +#define CLK_AUD_SRC_ASRC2 2 +#define CLK_AUD_SRC_ASRC3 3 +#define CLK_AUD_SRC_ASRC4 4 +#define CLK_AUD_SRC_ASRC5 5 +#define CLK_AUD_SRC_ASRC6 6 +#define CLK_AUD_SRC_ASRC7 7 +#define CLK_AUD_SRC_ASRC8 8 +#define CLK_AUD_SRC_ASRC9 9 +#define CLK_AUD_SRC_ASRC10 10 +#define CLK_AUD_SRC_ASRC11 11 +#define CLK_AUD_SRC_NR_CLK 12 + +/* PERICFG_AO */ + +#define CLK_PERI_AO_ETHERNET 0 +#define CLK_PERI_AO_ETHERNET_BUS 1 +#define CLK_PERI_AO_FLASHIF_BUS 2 +#define CLK_PERI_AO_FLASHIF_FLASH 3 +#define CLK_PERI_AO_SSUSB_1P_BUS 4 +#define CLK_PERI_AO_SSUSB_1P_XHCI 5 +#define CLK_PERI_AO_SSUSB_2P_BUS 6 +#define CLK_PERI_AO_SSUSB_2P_XHCI 7 +#define CLK_PERI_AO_SSUSB_3P_BUS 8 +#define CLK_PERI_AO_SSUSB_3P_XHCI 9 +#define CLK_PERI_AO_SPINFI 10 +#define CLK_PERI_AO_ETHERNET_MAC 11 +#define CLK_PERI_AO_NFI_H 12 +#define CLK_PERI_AO_FNFI1X 13 +#define CLK_PERI_AO_PCIE_P0_MEM 14 +#define CLK_PERI_AO_PCIE_P1_MEM 15 +#define CLK_PERI_AO_NR_CLK 16 + +/* IMP_IIC_WRAP_S */ + +#define CLK_IMP_IIC_WRAP_S_I2C5 0 +#define CLK_IMP_IIC_WRAP_S_I2C6 1 +#define CLK_IMP_IIC_WRAP_S_I2C7 2 +#define CLK_IMP_IIC_WRAP_S_NR_CLK 3 + +/* IMP_IIC_WRAP_W */ + +#define CLK_IMP_IIC_WRAP_W_I2C0 0 +#define CLK_IMP_IIC_WRAP_W_I2C1 1 +#define CLK_IMP_IIC_WRAP_W_I2C2 2 +#define CLK_IMP_IIC_WRAP_W_I2C3 3 +#define CLK_IMP_IIC_WRAP_W_I2C4 4 +#define CLK_IMP_IIC_WRAP_W_NR_CLK 5 + +/* MFGCFG */ + +#define CLK_MFG_BG3D 0 +#define CLK_MFG_NR_CLK 1 + +/* VPPSYS0 */ + +#define CLK_VPP0_MDP_FG 0 +#define CLK_VPP0_STITCH 1 +#define CLK_VPP0_PADDING 2 +#define CLK_VPP0_MDP_TCC 3 +#define CLK_VPP0_WARP0_ASYNC_TX 4 +#define CLK_VPP0_WARP1_ASYNC_TX 5 +#define CLK_VPP0_MUTEX 6 +#define CLK_VPP0_VPP02VPP1_RELAY 7 +#define CLK_VPP0_VPP12VPP0_ASYNC 8 +#define CLK_VPP0_MMSYSRAM_TOP 9 +#define CLK_VPP0_MDP_AAL 10 +#define CLK_VPP0_MDP_RSZ 11 +#define CLK_VPP0_SMI_COMMON 12 +#define CLK_VPP0_GALS_VDO0_LARB0 13 +#define CLK_VPP0_GALS_VDO0_LARB1 14 +#define CLK_VPP0_GALS_VENCSYS 15 +#define CLK_VPP0_GALS_VENCSYS_CORE1 16 +#define CLK_VPP0_GALS_INFRA 17 +#define CLK_VPP0_GALS_CAMSYS 18 +#define CLK_VPP0_GALS_VPP1_LARB5 19 +#define CLK_VPP0_GALS_VPP1_LARB6 20 +#define CLK_VPP0_SMI_REORDER 21 +#define CLK_VPP0_SMI_IOMMU 22 +#define CLK_VPP0_GALS_IMGSYS_CAMSYS 23 +#define CLK_VPP0_MDP_RDMA 24 +#define CLK_VPP0_MDP_WROT 25 +#define CLK_VPP0_GALS_EMI0_EMI1 26 +#define CLK_VPP0_SMI_SUB_COMMON_REORDER 27 +#define CLK_VPP0_SMI_RSI 28 +#define CLK_VPP0_SMI_COMMON_LARB4 29 +#define CLK_VPP0_GALS_VDEC_VDEC_CORE1 30 +#define CLK_VPP0_GALS_VPP1_WPE 31 +#define CLK_VPP0_GALS_VDO0_VDO1_VENCSYS_CORE1 32 +#define CLK_VPP0_FAKE_ENG 33 +#define CLK_VPP0_MDP_HDR 34 +#define CLK_VPP0_MDP_TDSHP 35 +#define CLK_VPP0_MDP_COLOR 36 +#define CLK_VPP0_MDP_OVL 37 +#define CLK_VPP0_WARP0_RELAY 38 +#define CLK_VPP0_WARP0_MDP_DL_ASYNC 39 +#define CLK_VPP0_WARP1_RELAY 40 +#define CLK_VPP0_WARP1_MDP_DL_ASYNC 41 +#define CLK_VPP0_NR_CLK 42 + +/* WPESYS */ + +#define CLK_WPE_VPP0 0 +#define CLK_WPE_VPP1 1 +#define CLK_WPE_SMI_LARB7 2 +#define CLK_WPE_SMI_LARB8 3 +#define CLK_WPE_EVENT_TX 4 +#define CLK_WPE_SMI_LARB7_P 5 +#define CLK_WPE_SMI_LARB8_P 6 +#define CLK_WPE_NR_CLK 7 + +/* WPESYS_VPP0 */ + +#define CLK_WPE_VPP0_VECI 0 +#define CLK_WPE_VPP0_VEC2I 1 +#define CLK_WPE_VPP0_VEC3I 2 +#define CLK_WPE_VPP0_WPEO 3 +#define CLK_WPE_VPP0_MSKO 4 +#define CLK_WPE_VPP0_VGEN 5 +#define CLK_WPE_VPP0_EXT 6 +#define CLK_WPE_VPP0_VFC 7 +#define CLK_WPE_VPP0_CACH0_TOP 8 +#define CLK_WPE_VPP0_CACH0_DMA 9 +#define CLK_WPE_VPP0_CACH1_TOP 10 +#define CLK_WPE_VPP0_CACH1_DMA 11 +#define CLK_WPE_VPP0_CACH2_TOP 12 +#define CLK_WPE_VPP0_CACH2_DMA 13 +#define CLK_WPE_VPP0_CACH3_TOP 14 +#define CLK_WPE_VPP0_CACH3_DMA 15 +#define CLK_WPE_VPP0_PSP 16 +#define CLK_WPE_VPP0_PSP2 17 +#define CLK_WPE_VPP0_SYNC 18 +#define CLK_WPE_VPP0_C24 19 +#define CLK_WPE_VPP0_MDP_CROP 20 +#define CLK_WPE_VPP0_ISP_CROP 21 +#define CLK_WPE_VPP0_TOP 22 +#define CLK_WPE_VPP0_NR_CLK 23 + +/* WPESYS_VPP1 */ + +#define CLK_WPE_VPP1_VECI 0 +#define CLK_WPE_VPP1_VEC2I 1 +#define CLK_WPE_VPP1_VEC3I 2 +#define CLK_WPE_VPP1_WPEO 3 +#define CLK_WPE_VPP1_MSKO 4 +#define CLK_WPE_VPP1_VGEN 5 +#define CLK_WPE_VPP1_EXT 6 +#define CLK_WPE_VPP1_VFC 7 +#define CLK_WPE_VPP1_CACH0_TOP 8 +#define CLK_WPE_VPP1_CACH0_DMA 9 +#define CLK_WPE_VPP1_CACH1_TOP 10 +#define CLK_WPE_VPP1_CACH1_DMA 11 +#define CLK_WPE_VPP1_CACH2_TOP 12 +#define CLK_WPE_VPP1_CACH2_DMA 13 +#define CLK_WPE_VPP1_CACH3_TOP 14 +#define CLK_WPE_VPP1_CACH3_DMA 15 +#define CLK_WPE_VPP1_PSP 16 +#define CLK_WPE_VPP1_PSP2 17 +#define CLK_WPE_VPP1_SYNC 18 +#define CLK_WPE_VPP1_C24 19 +#define CLK_WPE_VPP1_MDP_CROP 20 +#define CLK_WPE_VPP1_ISP_CROP 21 +#define CLK_WPE_VPP1_TOP 22 +#define CLK_WPE_VPP1_NR_CLK 23 + +/* VPPSYS1 */ + +#define CLK_VPP1_SVPP1_MDP_OVL 0 +#define CLK_VPP1_SVPP1_MDP_TCC 1 +#define CLK_VPP1_SVPP1_MDP_WROT 2 +#define CLK_VPP1_SVPP1_VPP_PAD 3 +#define CLK_VPP1_SVPP2_MDP_WROT 4 +#define CLK_VPP1_SVPP2_VPP_PAD 5 +#define CLK_VPP1_SVPP3_MDP_WROT 6 +#define CLK_VPP1_SVPP3_VPP_PAD 7 +#define CLK_VPP1_SVPP1_MDP_RDMA 8 +#define CLK_VPP1_SVPP1_MDP_FG 9 +#define CLK_VPP1_SVPP2_MDP_RDMA 10 +#define CLK_VPP1_SVPP2_MDP_FG 11 +#define CLK_VPP1_SVPP3_MDP_RDMA 12 +#define CLK_VPP1_SVPP3_MDP_FG 13 +#define CLK_VPP1_VPP_SPLIT 14 +#define CLK_VPP1_SVPP2_VDO0_DL_RELAY 15 +#define CLK_VPP1_SVPP1_MDP_TDSHP 16 +#define CLK_VPP1_SVPP1_MDP_COLOR 17 +#define CLK_VPP1_SVPP3_VDO1_DL_RELAY 18 +#define CLK_VPP1_SVPP2_VPP_MERGE 19 +#define CLK_VPP1_SVPP2_MDP_COLOR 20 +#define CLK_VPP1_VPPSYS1_GALS 21 +#define CLK_VPP1_SVPP3_VPP_MERGE 22 +#define CLK_VPP1_SVPP3_MDP_COLOR 23 +#define CLK_VPP1_VPPSYS1_LARB 24 +#define CLK_VPP1_SVPP1_MDP_RSZ 25 +#define CLK_VPP1_SVPP1_MDP_HDR 26 +#define CLK_VPP1_SVPP1_MDP_AAL 27 +#define CLK_VPP1_SVPP2_MDP_HDR 28 +#define CLK_VPP1_SVPP2_MDP_AAL 29 +#define CLK_VPP1_DL_ASYNC 30 +#define CLK_VPP1_LARB5_FAKE_ENG 31 +#define CLK_VPP1_SVPP3_MDP_HDR 32 +#define CLK_VPP1_SVPP3_MDP_AAL 33 +#define CLK_VPP1_SVPP2_VDO1_DL_RELAY 34 +#define CLK_VPP1_LARB6_FAKE_ENG 35 +#define CLK_VPP1_SVPP2_MDP_RSZ 36 +#define CLK_VPP1_SVPP3_MDP_RSZ 37 +#define CLK_VPP1_SVPP3_VDO0_DL_RELAY 38 +#define CLK_VPP1_DISP_MUTEX 39 +#define CLK_VPP1_SVPP2_MDP_TDSHP 40 +#define CLK_VPP1_SVPP3_MDP_TDSHP 41 +#define CLK_VPP1_VPP0_DL1_RELAY 42 +#define CLK_VPP1_HDMI_META 43 +#define CLK_VPP1_VPP_SPLIT_HDMI 44 +#define CLK_VPP1_DGI_IN 45 +#define CLK_VPP1_DGI_OUT 46 +#define CLK_VPP1_VPP_SPLIT_DGI 47 +#define CLK_VPP1_VPP0_DL_ASYNC 48 +#define CLK_VPP1_VPP0_DL_RELAY 49 +#define CLK_VPP1_VPP_SPLIT_26M 50 +#define CLK_VPP1_NR_CLK 51 + +/* IMGSYS */ + +#define CLK_IMG_LARB9 0 +#define CLK_IMG_TRAW0 1 +#define CLK_IMG_TRAW1 2 +#define CLK_IMG_TRAW2 3 +#define CLK_IMG_TRAW3 4 +#define CLK_IMG_DIP0 5 +#define CLK_IMG_WPE0 6 +#define CLK_IMG_IPE 7 +#define CLK_IMG_DIP1 8 +#define CLK_IMG_WPE1 9 +#define CLK_IMG_GALS 10 +#define CLK_IMG_NR_CLK 11 + +/* IMGSYS1_DIP_TOP */ + +#define CLK_IMG1_DIP_TOP_LARB10 0 +#define CLK_IMG1_DIP_TOP_DIP_TOP 1 +#define CLK_IMG1_DIP_TOP_NR_CLK 2 + +/* IMGSYS1_DIP_NR */ + +#define CLK_IMG1_DIP_NR_RESERVE 0 +#define CLK_IMG1_DIP_NR_DIP_NR 1 +#define CLK_IMG1_DIP_NR_NR_CLK 2 + +/* IMGSYS1_WPE */ + +#define CLK_IMG1_WPE_LARB11 0 +#define CLK_IMG1_WPE_WPE 1 +#define CLK_IMG1_WPE_NR_CLK 2 + +/* IPESYS */ + +#define CLK_IPE_DPE 0 +#define CLK_IPE_FDVT 1 +#define CLK_IPE_ME 2 +#define CLK_IPE_TOP 3 +#define CLK_IPE_SMI_LARB12 4 +#define CLK_IPE_NR_CLK 5 + +/* CAMSYS */ + +#define CLK_CAM_LARB13 0 +#define CLK_CAM_LARB14 1 +#define CLK_CAM_MAIN_CAM 2 +#define CLK_CAM_MAIN_CAMTG 3 +#define CLK_CAM_SENINF 4 +#define CLK_CAM_GCAMSVA 5 +#define CLK_CAM_GCAMSVB 6 +#define CLK_CAM_GCAMSVC 7 +#define CLK_CAM_SCAMSA 8 +#define CLK_CAM_SCAMSB 9 +#define CLK_CAM_CAMSV_TOP 10 +#define CLK_CAM_CAMSV_CQ 11 +#define CLK_CAM_ADL 12 +#define CLK_CAM_ASG 13 +#define CLK_CAM_PDA 14 +#define CLK_CAM_FAKE_ENG 15 +#define CLK_CAM_MAIN_MRAW0 16 +#define CLK_CAM_MAIN_MRAW1 17 +#define CLK_CAM_MAIN_MRAW2 18 +#define CLK_CAM_MAIN_MRAW3 19 +#define CLK_CAM_CAM2MM0_GALS 20 +#define CLK_CAM_CAM2MM1_GALS 21 +#define CLK_CAM_CAM2SYS_GALS 22 +#define CLK_CAM_NR_CLK 23 + +/* CAMSYS_RAWA */ + +#define CLK_CAM_RAWA_LARBX 0 +#define CLK_CAM_RAWA_CAM 1 +#define CLK_CAM_RAWA_CAMTG 2 +#define CLK_CAM_RAWA_NR_CLK 3 + +/* CAMSYS_YUVA */ + +#define CLK_CAM_YUVA_LARBX 0 +#define CLK_CAM_YUVA_CAM 1 +#define CLK_CAM_YUVA_CAMTG 2 +#define CLK_CAM_YUVA_NR_CLK 3 + +/* CAMSYS_RAWB */ + +#define CLK_CAM_RAWB_LARBX 0 +#define CLK_CAM_RAWB_CAM 1 +#define CLK_CAM_RAWB_CAMTG 2 +#define CLK_CAM_RAWB_NR_CLK 3 + +/* CAMSYS_YUVB */ + +#define CLK_CAM_YUVB_LARBX 0 +#define CLK_CAM_YUVB_CAM 1 +#define CLK_CAM_YUVB_CAMTG 2 +#define CLK_CAM_YUVB_NR_CLK 3 + +/* CAMSYS_MRAW */ + +#define CLK_CAM_MRAW_LARBX 0 +#define CLK_CAM_MRAW_CAMTG 1 +#define CLK_CAM_MRAW_MRAW0 2 +#define CLK_CAM_MRAW_MRAW1 3 +#define CLK_CAM_MRAW_MRAW2 4 +#define CLK_CAM_MRAW_MRAW3 5 +#define CLK_CAM_MRAW_NR_CLK 6 + +/* CCUSYS */ + +#define CLK_CCU_LARB18 0 +#define CLK_CCU_AHB 1 +#define CLK_CCU_CCU0 2 +#define CLK_CCU_CCU1 3 +#define CLK_CCU_NR_CLK 4 + +/* VDECSYS_SOC */ + +#define CLK_VDEC_SOC_LARB1 0 +#define CLK_VDEC_SOC_LAT 1 +#define CLK_VDEC_SOC_VDEC 2 +#define CLK_VDEC_SOC_NR_CLK 3 + +/* VDECSYS */ + +#define CLK_VDEC_LARB1 0 +#define CLK_VDEC_LAT 1 +#define CLK_VDEC_VDEC 2 +#define CLK_VDEC_NR_CLK 3 + +/* VDECSYS_CORE1 */ + +#define CLK_VDEC_CORE1_LARB1 0 +#define CLK_VDEC_CORE1_LAT 1 +#define CLK_VDEC_CORE1_VDEC 2 +#define CLK_VDEC_CORE1_NR_CLK 3 + +/* APUSYS_PLL */ + +#define CLK_APUSYS_PLL_APUPLL 0 +#define CLK_APUSYS_PLL_NPUPLL 1 +#define CLK_APUSYS_PLL_APUPLL1 2 +#define CLK_APUSYS_PLL_APUPLL2 3 +#define CLK_APUSYS_PLL_NR_CLK 4 + +/* VENCSYS */ + +#define CLK_VENC_LARB 0 +#define CLK_VENC_VENC 1 +#define CLK_VENC_JPGENC 2 +#define CLK_VENC_JPGDEC 3 +#define CLK_VENC_JPGDEC_C1 4 +#define CLK_VENC_GALS 5 +#define CLK_VENC_NR_CLK 6 + +/* VENCSYS_CORE1 */ + +#define CLK_VENC_CORE1_LARB 0 +#define CLK_VENC_CORE1_VENC 1 +#define CLK_VENC_CORE1_JPGENC 2 +#define CLK_VENC_CORE1_JPGDEC 3 +#define CLK_VENC_CORE1_JPGDEC_C1 4 +#define CLK_VENC_CORE1_GALS 5 +#define CLK_VENC_CORE1_NR_CLK 6 + +/* VDOSYS0 */ + +#define CLK_VDO0_DISP_OVL0 0 +#define CLK_VDO0_DISP_COLOR0 1 +#define CLK_VDO0_DISP_COLOR1 2 +#define CLK_VDO0_DISP_CCORR0 3 +#define CLK_VDO0_DISP_CCORR1 4 +#define CLK_VDO0_DISP_AAL0 5 +#define CLK_VDO0_DISP_AAL1 6 +#define CLK_VDO0_DISP_GAMMA0 7 +#define CLK_VDO0_DISP_GAMMA1 8 +#define CLK_VDO0_DISP_DITHER0 9 +#define CLK_VDO0_DISP_DITHER1 10 +#define CLK_VDO0_DISP_OVL1 11 +#define CLK_VDO0_DISP_WDMA0 12 +#define CLK_VDO0_DISP_WDMA1 13 +#define CLK_VDO0_DISP_RDMA0 14 +#define CLK_VDO0_DISP_RDMA1 15 +#define CLK_VDO0_DSI0 16 +#define CLK_VDO0_DSI1 17 +#define CLK_VDO0_DSC_WRAP0 18 +#define CLK_VDO0_VPP_MERGE0 19 +#define CLK_VDO0_DP_INTF0 20 +#define CLK_VDO0_DISP_MUTEX0 21 +#define CLK_VDO0_DISP_IL_ROT0 22 +#define CLK_VDO0_APB_BUS 23 +#define CLK_VDO0_FAKE_ENG0 24 +#define CLK_VDO0_FAKE_ENG1 25 +#define CLK_VDO0_DL_ASYNC0 26 +#define CLK_VDO0_DL_ASYNC1 27 +#define CLK_VDO0_DL_ASYNC2 28 +#define CLK_VDO0_DL_ASYNC3 29 +#define CLK_VDO0_DL_ASYNC4 30 +#define CLK_VDO0_DISP_MONITOR0 31 +#define CLK_VDO0_DISP_MONITOR1 32 +#define CLK_VDO0_DISP_MONITOR2 33 +#define CLK_VDO0_DISP_MONITOR3 34 +#define CLK_VDO0_DISP_MONITOR4 35 +#define CLK_VDO0_SMI_GALS 36 +#define CLK_VDO0_SMI_COMMON 37 +#define CLK_VDO0_SMI_EMI 38 +#define CLK_VDO0_SMI_IOMMU 39 +#define CLK_VDO0_SMI_LARB 40 +#define CLK_VDO0_SMI_RSI 41 +#define CLK_VDO0_DSI0_DSI 42 +#define CLK_VDO0_DSI1_DSI 43 +#define CLK_VDO0_DP_INTF0_DP_INTF 44 +#define CLK_VDO0_NR_CLK 45 + +/* VDOSYS1 */ + +#define CLK_VDO1_SMI_LARB2 0 +#define CLK_VDO1_SMI_LARB3 1 +#define CLK_VDO1_GALS 2 +#define CLK_VDO1_FAKE_ENG0 3 +#define CLK_VDO1_FAKE_ENG 4 +#define CLK_VDO1_MDP_RDMA0 5 +#define CLK_VDO1_MDP_RDMA1 6 +#define CLK_VDO1_MDP_RDMA2 7 +#define CLK_VDO1_MDP_RDMA3 8 +#define CLK_VDO1_VPP_MERGE0 9 +#define CLK_VDO1_VPP_MERGE1 10 +#define CLK_VDO1_VPP_MERGE2 11 +#define CLK_VDO1_VPP_MERGE3 12 +#define CLK_VDO1_VPP_MERGE4 13 +#define CLK_VDO1_VPP2_TO_VDO1_DL_ASYNC 14 +#define CLK_VDO1_VPP3_TO_VDO1_DL_ASYNC 15 +#define CLK_VDO1_DISP_MUTEX 16 +#define CLK_VDO1_MDP_RDMA4 17 +#define CLK_VDO1_MDP_RDMA5 18 +#define CLK_VDO1_MDP_RDMA6 19 +#define CLK_VDO1_MDP_RDMA7 20 +#define CLK_VDO1_DP_INTF0_MM 21 +#define CLK_VDO1_DPI0_MM 22 +#define CLK_VDO1_DPI1_MM 23 +#define CLK_VDO1_DISP_MONITOR 24 +#define CLK_VDO1_MERGE0_DL_ASYNC 25 +#define CLK_VDO1_MERGE1_DL_ASYNC 26 +#define CLK_VDO1_MERGE2_DL_ASYNC 27 +#define CLK_VDO1_MERGE3_DL_ASYNC 28 +#define CLK_VDO1_MERGE4_DL_ASYNC 29 +#define CLK_VDO1_VDO0_DSC_TO_VDO1_DL_ASYNC 30 +#define CLK_VDO1_VDO0_MERGE_TO_VDO1_DL_ASYNC 31 +#define CLK_VDO1_HDR_VDO_FE0 32 +#define CLK_VDO1_HDR_GFX_FE0 33 +#define CLK_VDO1_HDR_VDO_BE 34 +#define CLK_VDO1_HDR_VDO_FE1 35 +#define CLK_VDO1_HDR_GFX_FE1 36 +#define CLK_VDO1_DISP_MIXER 37 +#define CLK_VDO1_HDR_VDO_FE0_DL_ASYNC 38 +#define CLK_VDO1_HDR_VDO_FE1_DL_ASYNC 39 +#define CLK_VDO1_HDR_GFX_FE0_DL_ASYNC 40 +#define CLK_VDO1_HDR_GFX_FE1_DL_ASYNC 41 +#define CLK_VDO1_HDR_VDO_BE_DL_ASYNC 42 +#define CLK_VDO1_DPI0 43 +#define CLK_VDO1_DISP_MONITOR_DPI0 44 +#define CLK_VDO1_DPI1 45 +#define CLK_VDO1_DISP_MONITOR_DPI1 46 +#define CLK_VDO1_DPINTF 47 +#define CLK_VDO1_DISP_MONITOR_DPINTF 48 +#define CLK_VDO1_26M_SLOW 49 +#define CLK_VDO1_NR_CLK 50 + +#endif /* _DT_BINDINGS_CLK_MT8195_H */