diff mbox series

[02/10] arm64: zynqmp: Add 'silabs, skip-recall' to DDR DIMM si570 clk node

Message ID 306b9a16b1f29b85ad22079529205c6ba5628707.1620656248.git.michal.simek@xilinx.com
State Accepted
Commit 65a572b1d0faeffd6fa467c1115c13a8831316e3
Delegated to: Michal Simek
Headers show
Series arm64: zynqmp: Add support for KRIA boards and update phy/pinctrl descs | expand

Commit Message

Michal Simek May 10, 2021, 2:17 p.m. UTC 
From: Saeed Nowshadi <saeed.nowshadi@xilinx.com>

The 'silabs,skip-recall' property prevents interruption in operation of
the clock while the driver is being probed.  Without this property, the
DDR DIMM clk can cause a failure during Versal's boot.

Signed-off-by: Saeed Nowshadi <saeed.nowshadi@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---

 arch/arm/dts/zynqmp-e-a2197-00-revA.dts | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)
diff mbox series

Patch

diff --git a/arch/arm/dts/zynqmp-e-a2197-00-revA.dts b/arch/arm/dts/zynqmp-e-a2197-00-revA.dts
index 135c83f502e8..e5d75e552346 100644
--- a/arch/arm/dts/zynqmp-e-a2197-00-revA.dts
+++ b/arch/arm/dts/zynqmp-e-a2197-00-revA.dts
@@ -2,7 +2,7 @@ 
 /*
  * dts file for Xilinx Versal a2197 RevA System Controller
  *
- * (C) Copyright 2019 - 2020, Xilinx, Inc.
+ * (C) Copyright 2019 - 2021, Xilinx, Inc.
  *
  * Michal Simek <michal.simek@xilinx.com>
  */
@@ -505,6 +505,7 @@ 
 				factory-fout = <200000000>;
 				clock-frequency = <200000000>;
 				clock-output-names = "si570_ddrdimm1_clk";
+				silabs,skip-recall;
 			};
 		};
 		i2c@4 { /* LPDDR4_SI570_CLK2 */