| Message ID | 20240910093920.1142455-2-chiawei_wang@aspeedtech.com |
|---|---|
| State | Accepted |
| Commit | 9c0ed7214298e4d9e575bff0f34ae6cacba8bfc4 |
| Delegated to: | Andes |
| Headers | show |
| Series | riscv: Add AST2700 platform support | expand |
diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig index fa3b016c527..c5859c5c541 100644 --- a/arch/riscv/Kconfig +++ b/arch/riscv/Kconfig @@ -308,7 +308,10 @@ config TPL_USE_ARCH_STRNCMP endmenu config RISCV_ISA_A - def_bool y + bool "Standard extension for Atomic Instructions" + default y + help + Adds "A" to the ISA string passed to the compiler. config DMA_ADDR_T_64BIT bool