[v2,145/169] Correct SPL use of SUPPORT_EMMC_RPMB

Message ID	20230205224118.233425-146-sjg@chromium.org
State	Accepted
Commit	d179f865bf171876e8e687b69ab2087e0535cb9e
Delegated to:	Tom Rini
Headers	show Return-Path: <u-boot-bounces@lists.denx.de> From: Simon Glass <sjg@chromium.org> To: U-Boot Mailing List <u-boot@lists.denx.de> Cc: Tom Rini <trini@konsulko.com>, Simon Glass <sjg@chromium.org> Subject: [PATCH v2 145/169] Correct SPL use of SUPPORT_EMMC_RPMB Date: Sun, 5 Feb 2023 15:40:54 -0700 Message-Id: <20230205224118.233425-146-sjg@chromium.org> In-Reply-To: <20230205224118.233425-63-sjg@chromium.org> References: <20230205224118.233425-63-sjg@chromium.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: list Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" <u-boot-bounces@lists.denx.de>
Series	Kconfig: More cleanup of CONFIG options \| expand [v2,000/169] Kconfig: More cleanup of CONFIG options [v2,001/169] moveconfig: Update to detect / correct missing SPL Kconfigs [v2,002/169] x86: Correct Chrromebook typo [v2,003/169] boot: Add a Kconfig for SPL_FIT_CIPHER [v2,004/169] boot: Add a Kconfig for SPL_BOOTSTD_FULL [v2,005/169] boot: Add Kconfigs for BOOTMETH_VBE_REQUEST [v2,006/169] boot: Add a Kconfig for SPL_BOOTDEV_SPI_FLASH [v2,007/169] boot: Add a Kconfig for SPL_BOOTDEV_ETH [v2,008/169] dm: Add a Kconfig for SPL_DEVRES [v2,009/169] dm: Add a Kconfig for SPL_DM_HWSPINLOCK [v2,010/169] boot: Add a Kconfig for SPL_OF_LIVE [v2,011/169] cmd: Add a Kconfig for SPL_CRC32_VERIFY [v2,012/169] console: Add a Kconfig for SPL_CONSOLE_MUX et al [v2,013/169] button: Add a Kconfig for SPL_BUTTON [v2,014/169] lib: Add a Kconfig for SPL_ERRNO_STR [v2,015/169] iommu: Add a Kconfig for SPL_IOMMU [v2,016/169] pinctrl: Add a Kconfig for SPL_PINCTRL_ARMADA_38X [v2,017/169] virtio: Add a Kconfig for SPL_VIRTIO [v2,018/169] lib: Add a Kconfig for SPL_BZIP2 [v2,019/169] acpi: Add a Kconfig for SPL_ACPIGEN [v2,020/169] rockchip: Add a Kconfig for SPL_RESET_ROCKCHIP [v2,021/169] mediatek: Add a Kconfig for SPL_RESET_MEDIATEK [v2,022/169] Correct SPL use of A003399_NOR_WORKAROUND [v2,023/169] Correct SPL use of AHCI [v2,024/169] Correct SPL uses of ALLEYCAT_5 [v2,025/169] Correct SPL uses of ARCH_MVEBU [v2,027/169] Correct SPL use of ARCH_ZYNQ [v2,028/169] Correct SPL use of ARM64 [v2,029/169] Correct SPL uses of ARMADA_3700 [v2,030/169] Correct SPL uses of ARMADA_8K [v2,031/169] Correct SPL use of ATMEL_PIO4 [v2,032/169] Correct SPL use of BNXT_ETH [v2,033/169] Correct SPL use of BOOTSTAGE_FDT [v2,034/169] Correct SPL uses of BOOTSTAGE_REPORT [v2,035/169] Correct SPL use of CMD_BCB [v2,037/169] Correct SPL use of CMD_BOOTI [v2,038/169] Correct SPL uses of CMD_BOOTM_PRE_LOAD [v2,039/169] Correct SPL use of CMD_BOOTZ [v2,040/169] Correct SPL uses of CMD_CLK [v2,041/169] Correct SPL uses of CMD_DHCP [v2,042/169] Correct SPL uses of CMD_EFICONFIG [v2,043/169] Correct SPL use of CMD_ERASEENV [v2,044/169] Correct SPL uses of CMD_FDT [v2,045/169] Correct SPL use of CMD_FRU [v2,046/169] Correct SPL use of CMD_HASH [v2,047/169] Correct SPL use of CMD_MBR [v2,048/169] Correct SPL uses of CMD_MMC [v2,049/169] Correct SPL use of CMD_NET [v2,050/169] Correct SPL use of CMD_NVEDIT_EFI [v2,051/169] Correct SPL uses of CMD_NVME [v2,052/169] Correct SPL use of CMD_PSTORE [v2,053/169] Correct SPL uses of CMD_PXE [v2,054/169] Correct SPL uses of CMD_SCSI [v2,055/169] Correct SPL uses of CMD_SF [v2,056/169] Correct SPL use of CMD_SHA1SUM [v2,057/169] Correct SPL use of CMD_STBOARD [v2,058/169] Correct SPL use of CMD_STM32PROG [v2,059/169] Correct SPL uses of CMD_TFTPPUT [v2,060/169] Correct SPL uses of CMD_USB [v2,061/169] Correct SPL use of CMD_VIRTIO [v2,062/169] Correct SPL uses of CPU_MICROBLAZE [v2,063/169] Correct SPL use of DEBUG_UART_ZYNQ [v2,064/169] Correct SPL uses of DFU_VIRT [v2,067/169] Correct SPL use of DISPLAY_CPUINFO [v2,068/169] Correct SPL use of DM_RNG [v2,069/169] Correct SPL uses of DTB_RESELECT [v2,070/169] Correct SPL uses of DWC_ETH_QOS [v2,071/169] Correct SPL use of EFI_APP [v2,072/169] Correct SPL use of EFI_DEVICE_PATH_UTIL [v2,073/169] Correct SPL uses of EFI_HAVE_CAPSULE_SUPPORT [v2,074/169] Correct SPL use of EFI_LOADER_HII [v2,076/169] Correct SPL use of EFI_SECURE_BOOT [v2,077/169] Correct SPL use of EFI_TCG2_PROTOCOL [v2,078/169] Correct SPL use of EFI_UNICODE_COLLATION_PROTOCOL2 [v2,079/169] Correct SPL uses of ENV_IS_IN_UBI [v2,080/169] Correct SPL uses of ENV_VARS_UBOOT_RUNTIME_CONFIG [v2,081/169] Correct SPL use of ENV_WRITEABLE_LIST [v2,082/169] Correct SPL use of EXYNOS7420 [v2,084/169] Correct SPL uses of FASTBOOT_FLASH [v2,087/169] Correct SPL use of FASTBOOT_MMC_USER_SUPPORT [v2,088/169] Correct SPL use of FDT_SIMPLEFB [v2,090/169] Correct SPL use of FSL_CAAM [v2,091/169] Correct SPL uses of FSL_ISBC_KEY_EXT [v2,092/169] Correct SPL use of FSL_MC_ENET [v2,093/169] Correct SPL use of FSP_VERSION2 [v2,094/169] Correct SPL use of FS_EROFS [v2,095/169] Correct SPL use of GENERATE_SMBIOS_TABLE [v2,096/169] Correct SPL uses of GMAC_ROCKCHIP [v2,097/169] Correct SPL use of HUSH_PARSER [v2,098/169] Correct SPL uses of HW_WATCHDOG [v2,099/169] Correct SPL uses of I8259_PIC [v2,100/169] Correct SPL uses of IMX8M [v2,101/169] Correct SPL use of IMX8MN_BEACON_2GB_LPDDR [v2,102/169] Correct SPL uses of IMX_MODULE_FUSE [v2,103/169] Correct SPL uses of IMX_RDC [v2,104/169] Correct SPL uses of LMB [v2,105/169] Correct SPL uses of MICROBLAZE [v2,106/169] Correct SPL use of MIPS_CM [v2,107/169] Correct SPL use of MMC_QUIRKS [v2,108/169] Correct SPL uses of MTD [v2,109/169] Correct SPL uses of MULTIPLEXER [v2,110/169] Correct SPL uses of NEEDS_MANUAL_RELOC [v2,111/169] Correct SPL use of NETDEVICES [v2,112/169] Correct SPL uses of NXP_FSPI [v2,113/169] Correct SPL use of OCTEON_SERIAL_BOOTCMD [v2,114/169] Correct SPL use of OCTEON_SERIAL_PCIE_CONSOLE [v2,116/169] Correct SPL use of OF_EMBED [v2,118/169] Correct SPL use of PARTITION_TYPE_GUID [v2,119/169] Correct SPL use of PCI_PNP [v2,120/169] Correct SPL uses of PG_WCOM_UBOOT_BOOTPACKAGE [v2,121/169] Correct SPL uses of PG_WCOM_UBOOT_UPDATE [v2,124/169] Correct SPL use of PHY_CADENCE_TORRENT [v2,126/169] Correct SPL uses of PMIC_STPMIC1 [v2,127/169] Correct SPL use of QFW_PIO [v2,128/169] Correct SPL use of REGEX [v2,129/169] Correct SPL use of RENESAS_SDHI [v2,130/169] Correct SPL use of RESV_RAM [v2,131/169] Correct SPL uses of ROCKCHIP_EFUSE [v2,133/169] Correct SPL use of SANDBOX [v2,134/169] Correct SPL uses of SANDBOX_CLK_CCF [v2,135/169] Correct SPL uses of SAVE_PREV_BL_FDT_ADDR [v2,138/169] Correct SPL uses of SIFIVE_OTP [v2,139/169] Correct SPL use of SL28CPLD [v2,140/169] Correct SPL use of SL28_SPL_LOADS_OPTEE_BL32 [v2,144/169] Correct SPL use of STM32MP15X_STM32IMAGE [v2,145/169] Correct SPL use of SUPPORT_EMMC_RPMB [v2,146/169] Correct SPL use of SYS_FSL_ERRATUM_A010539 [v2,147/169] Correct SPL uses of SYS_LONGHELP [v2,148/169] Correct SPL use of SYS_MEM_RSVD_FOR_MMU [v2,150/169] Correct SPL use of TARGET_MX6UL_9X9_EVK [v2,151/169] Correct SPL use of TARGET_PG_WCOM_EXPU1 [v2,152/169] Correct SPL use of TARGET_PG_WCOM_SELI8 [v2,153/169] Correct SPL use of TEE [v2,155/169] Correct SPL use of TPM_RNG [v2,156/169] Correct SPL use of UDP_FUNCTION_FASTBOOT [v2,157/169] Correct SPL use of USB_DWC3_MESON_G12A [v2,158/169] Correct SPL uses of USB_DWC3_MESON_GXL [v2,159/169] Correct SPL use of USB_FUNCTION_FASTBOOT [v2,160/169] Correct SPL uses of USB_GADGET_DWC2_OTG [v2,162/169] Correct SPL uses of USB_MUSB_HOST [v2,163/169] Correct SPL uses of VIDEO [v2,164/169] Correct SPL use of VIDEO_ANSI [v2,166/169] Correct SPL use of VIDEO_BPP32 [v2,167/169] Correct SPL use of WATCHDOG_AUTOSTART [v2,168/169] Correct SPL uses of XEN_SERIAL [v2,169/169] Correct SPL uses of ZYNQMP_FIRMWARE

Message ID

20230205224118.233425-146-sjg@chromium.org

State

Accepted

Commit

d179f865bf171876e8e687b69ab2087e0535cb9e

Delegated to:

Tom Rini

Headers

show

Return-Path: <u-boot-bounces@lists.denx.de>
X-Original-To: incoming@patchwork.ozlabs.org
Delivered-To: patchwork-incoming@legolas.ozlabs.org
Authentication-Results: legolas.ozlabs.org;
 spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de
 (client-ip=85.214.62.61; helo=phobos.denx.de;
 envelope-from=u-boot-bounces@lists.denx.de; receiver=<UNKNOWN>)
Authentication-Results: legolas.ozlabs.org;
	dkim=pass (1024-bit key;
 unprotected) header.d=chromium.org header.i=@chromium.org header.a=rsa-sha256
 header.s=google header.b=Tqz3ppX8;
	dkim-atps=neutral
Received: from phobos.denx.de (phobos.denx.de [85.214.62.61])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (P-384))
	(No client certificate requested)
	by legolas.ozlabs.org (Postfix) with ESMTPS id 4P94jv6RWDz23j7
	for <incoming@patchwork.ozlabs.org>; Mon,  6 Feb 2023 10:05:23 +1100 (AEDT)
Received: from h2850616.stratoserver.net (localhost [IPv6:::1])
	by phobos.denx.de (Postfix) with ESMTP id 5FB2E85B57;
	Sun,  5 Feb 2023 23:56:35 +0100 (CET)
Authentication-Results: phobos.denx.de;
 dmarc=pass (p=none dis=none) header.from=chromium.org
Authentication-Results: phobos.denx.de;
 spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de
Authentication-Results: phobos.denx.de;
	dkim=pass (1024-bit key;
 unprotected) header.d=chromium.org header.i=@chromium.org
 header.b="Tqz3ppX8";
	dkim-atps=neutral
Received: by phobos.denx.de (Postfix, from userid 109)
 id 9B7FE859F4; Sun,  5 Feb 2023 23:53:46 +0100 (CET)
X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de
X-Spam-Level: 
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
 DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,
 SPF_PASS autolearn=ham autolearn_force=no version=3.4.2
Received: from mail-io1-xd35.google.com (mail-io1-xd35.google.com
 [IPv6:2607:f8b0:4864:20::d35])
 (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits))
 (No client certificate requested)
 by phobos.denx.de (Postfix) with ESMTPS id 6C10885B4C
 for <u-boot@lists.denx.de>; Sun,  5 Feb 2023 23:44:36 +0100 (CET)
Authentication-Results: phobos.denx.de;
 dmarc=pass (p=none dis=none) header.from=chromium.org
Authentication-Results: phobos.denx.de;
 spf=pass smtp.mailfrom=sjg@chromium.org
Received: by mail-io1-xd35.google.com with SMTP id e204so3902747iof.1
 for <u-boot@lists.denx.de>; Sun, 05 Feb 2023 14:44:36 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org;
 s=google;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=5Kkms3G20irL772mdwjJIgo52ClxJI9Y7W8cfYKSgYY=;
 b=Tqz3ppX8eOmbykrlgJcAPlzg+cJHThNHy2pXislfAvEcy1Q3GKUqN1LcgdjxdQbShE
 CSiHrrKGVq1J9W6KE8Xq7Kq+ecASf1ZCyIXISnoHAkjcDE3D0pHf6Hzvy4oOQyd0CBlH
 SmdRYD7o2Uk6Y03DCi6OVU/604omiJXbldFKU=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=5Kkms3G20irL772mdwjJIgo52ClxJI9Y7W8cfYKSgYY=;
 b=pAmBMo//fAIIFCI6ik6epOF83cUMMyMbNpgaYMw/EHirQAkE6A3e35ByLd2ulu7TT7
 0vVJCDWV6D/KWK8rNlv6NZieE15zgPH/eEcKHBs673EPYRWdnVmmEqqn0J9ig7SnqIsn
 4jN1Ecz5Zwb2K+L/RMEZ0ZaYWA2LQLyrWZUOc8Uf04LrYr0O1O1RbPkoEuJUVwuUenUr
 UqZEzv9in2jhJnAgbDINxwQYRkCCvZQYDd6IfxRC2ZTdiFo/CUUgsjcc9HcHfIIUf8rE
 7sGNPShXg4WsDlUNTe7ZYu65dj3x4rmO0m5kxgnUjc1N59UO85aWW2IeCeqauwr3/Twt
 kJ9w==
X-Gm-Message-State: AO0yUKU4gycwVHqOmoOmMv4BW15vLOKjxCZiWgLcmxdGMb8BCjxclw0F
 iaebI65uXvKGHE36L0l+GmCUA/EguEH6ErlM
X-Google-Smtp-Source: 
 AK7set+Gnz3l2sP9kjAIbj7ZVcksLwB52IVN85++H6DpLGcrTwXtTjhhGjopnSzIpwOpDBU8aFHq2Q==
X-Received: by 2002:a5d:97d5:0:b0:72b:623a:bc31 with SMTP id
 k21-20020a5d97d5000000b0072b623abc31mr5499040ios.6.1675637024093;
 Sun, 05 Feb 2023 14:43:44 -0800 (PST)
Received: from sjg1.roam.corp.google.com (c-73-14-173-85.hsd1.co.comcast.net.
 [73.14.173.85]) by smtp.gmail.com with ESMTPSA id
 z22-20020a05663803b600b003b33e77e5b2sm1503513jap.110.2023.02.05.14.43.43
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Sun, 05 Feb 2023 14:43:43 -0800 (PST)
From: Simon Glass <sjg@chromium.org>
To: U-Boot Mailing List <u-boot@lists.denx.de>
Cc: Tom Rini <trini@konsulko.com>,
	Simon Glass <sjg@chromium.org>
Subject: [PATCH v2 145/169] Correct SPL use of SUPPORT_EMMC_RPMB
Date: Sun,  5 Feb 2023 15:40:54 -0700
Message-Id: <20230205224118.233425-146-sjg@chromium.org>
X-Mailer: git-send-email 2.39.1.519.gcb327c4b5f-goog
In-Reply-To: <20230205224118.233425-63-sjg@chromium.org>
References: <20230205224118.233425-63-sjg@chromium.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-BeenThere: u-boot@lists.denx.de
X-Mailman-Version: 2.1.39
Precedence: list
List-Id: U-Boot discussion <u-boot.lists.denx.de>
List-Unsubscribe: <https://lists.denx.de/options/u-boot>,
 <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>
List-Archive: <https://lists.denx.de/pipermail/u-boot/>
List-Post: <mailto:u-boot@lists.denx.de>
List-Help: <mailto:u-boot-request@lists.denx.de?subject=help>
List-Subscribe: <https://lists.denx.de/listinfo/u-boot>,
 <mailto:u-boot-request@lists.denx.de?subject=subscribe>
Errors-To: u-boot-bounces@lists.denx.de
Sender: "U-Boot" <u-boot-bounces@lists.denx.de>
X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de
X-Virus-Status: Clean

Series

Kconfig: More cleanup of CONFIG options | expand

Commit Message

Simon Glass Feb. 5, 2023, 10:40 p.m. UTC

This converts 1 usage of this option to the non-SPL form, since there is
no SPL_SUPPORT_EMMC_RPMB defined in Kconfig

Signed-off-by: Simon Glass <sjg@chromium.org>
---

(no changes since v1)

 drivers/mmc/Makefile | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Comments

Jaehoon Chung Feb. 6, 2023, 12:30 a.m. UTC | #1

> -----Original Message-----
> From: U-Boot <u-boot-bounces@lists.denx.de> On Behalf Of Simon Glass
> Sent: Monday, February 6, 2023 7:41 AM
> To: U-Boot Mailing List <u-boot@lists.denx.de>
> Cc: Tom Rini <trini@konsulko.com>; Simon Glass <sjg@chromium.org>
> Subject: [PATCH v2 145/169] Correct SPL use of SUPPORT_EMMC_RPMB
> 
> This converts 1 usage of this option to the non-SPL form, since there is
> no SPL_SUPPORT_EMMC_RPMB defined in Kconfig
> 
> Signed-off-by: Simon Glass <sjg@chromium.org>

Reviewed-by: Jaehoon Chung <jh80.chung@samsung.com>

Best Regards,
Jaehoon Chung

> ---
> 
> (no changes since v1)
> 
>  drivers/mmc/Makefile | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/mmc/Makefile b/drivers/mmc/Makefile
> index 3a664c2ebbb..3dc757108d5 100644
> --- a/drivers/mmc/Makefile
> +++ b/drivers/mmc/Makefile
> @@ -46,7 +46,7 @@ obj-$(CONFIG_MMC_MXS)			+= mxsmmc.o
>  obj-$(CONFIG_MMC_OCTEONTX)		+= octeontx_hsmmc.o
>  obj-$(CONFIG_MMC_OWL)			+= owl_mmc.o
>  obj-$(CONFIG_MMC_PCI)			+= pci_mmc.o
> -obj-$(CONFIG_$(SPL_TPL_)SUPPORT_EMMC_RPMB) += rpmb.o
> +obj-$(CONFIG_SUPPORT_EMMC_RPMB) += rpmb.o
>  obj-$(CONFIG_MMC_SANDBOX)		+= sandbox_mmc.o
>  obj-$(CONFIG_SH_MMCIF) += sh_mmcif.o
>  obj-$(CONFIG_SH_SDHI) += sh_sdhi.o
> --
> 2.39.1.519.gcb327c4b5f-goog

diff --git a/drivers/mmc/Makefile b/drivers/mmc/Makefile
index 3a664c2ebbb..3dc757108d5 100644
--- a/drivers/mmc/Makefile
+++ b/drivers/mmc/Makefile
@@ -46,7 +46,7 @@  obj-$(CONFIG_MMC_MXS)			+= mxsmmc.o
 obj-$(CONFIG_MMC_OCTEONTX)		+= octeontx_hsmmc.o
 obj-$(CONFIG_MMC_OWL)			+= owl_mmc.o
 obj-$(CONFIG_MMC_PCI)			+= pci_mmc.o
-obj-$(CONFIG_$(SPL_TPL_)SUPPORT_EMMC_RPMB) += rpmb.o
+obj-$(CONFIG_SUPPORT_EMMC_RPMB) += rpmb.o
 obj-$(CONFIG_MMC_SANDBOX)		+= sandbox_mmc.o
 obj-$(CONFIG_SH_MMCIF) += sh_mmcif.o
 obj-$(CONFIG_SH_SDHI) += sh_sdhi.o

[v2,145/169] Correct SPL use of SUPPORT_EMMC_RPMB

Commit Message

Comments

Patch