From patchwork Tue May 17 20:53:53 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Schwierzeck X-Patchwork-Id: 1632562 X-Patchwork-Delegate: trini@ti.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: bilbo.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20210112 header.b=iY/M3T3H; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Received: from phobos.denx.de (phobos.denx.de [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits)) (No client certificate requested) by bilbo.ozlabs.org (Postfix) with ESMTPS id 4L2pJJ2S7dz9s0w for ; Wed, 18 May 2022 06:54:08 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id C78948428C; Tue, 17 May 2022 22:54:04 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="iY/M3T3H"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 06A7F80762; Tue, 17 May 2022 22:54:03 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-ej1-x62d.google.com (mail-ej1-x62d.google.com [IPv6:2a00:1450:4864:20::62d]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id D91FA84294 for ; Tue, 17 May 2022 22:53:56 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=daniel.schwierzeck@gmail.com Received: by mail-ej1-x62d.google.com with SMTP id ch13so36915402ejb.12 for ; Tue, 17 May 2022 13:53:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=UovKX3a+JbHZfJpMU4WAce0QLBsPd8hSnYZBLxYegEM=; b=iY/M3T3HwDz2U4y3aLrtXgTtdcNF4+CPMU7+JGVZKT8WSh2EslulmStXEK5GbcFB1S FsgLs/BSoBoGDb/rx0kFZrp7tY/sSjTxnzI2b9oPe21ZpIv3zbASxgFcrs2vg4jwp1vl yQGAQ9TnTLi1klf6WqDWf26PzLSY4/MLLjSslM4WMGR73cXBg77b8wW+eKfpy6hv0acm l3xVhUelePWJewRpi6CtweR/yyKsanWZhIWRpAdfTGyl7SxAXXC9B+NOMGPv92aAIYv1 DCWq+EP/YcSHlEwTOqzK4nogvr4r6wuS/HBqz93LRMUTlncWZggJcnXYDNdIJ2FsZbXw aJ8A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=UovKX3a+JbHZfJpMU4WAce0QLBsPd8hSnYZBLxYegEM=; b=WJHrOoHC1BJvw3aaiVNutdl7Iml1Jmtv3NFksUj/KflpB6Lj0jI/yUeNriMUCx9dGh 1zMk1Zf+aZepSnDnVkSt85e0g6DWix7h5pFz+qbO8afh/8Q34cBmZXo2KJy3KmrFmA3Z 9QyRFiFwbsxBxHaXOv/CMp03DG6NBZQVchTHFavWL0bxyqJu8EwcrMYsRpv2SMEKyOY3 /tzLLbEqJkAKMg1Dz+u7gtUSGw71TbKGBKjQLEX7HfwPezSjpmVulM3t58i1U+h43PsJ 4kS+SIlpeG87KqBSPln3YQzCB4d3hP+XvWESyCDb5cSnlY4S2Eill+X8GrqMM3p1qP0p gHNg== X-Gm-Message-State: AOAM531tBOop1t6GKiZbDwCPrXaQMu/Fg8GCGqMHC/jska2nj+87uuE8 dZqi5KDB7eLCPaNHgdjT3Uz1uaSEEdQ= X-Google-Smtp-Source: ABdhPJwLSjoVu+/svacPBNuZxhotzHf0dVtL9CMfeP1ef8TIeIJkd3EOmxAgZxL16PCrYLm7zlE7CA== X-Received: by 2002:a17:907:9727:b0:6f8:823c:3653 with SMTP id jg39-20020a170907972700b006f8823c3653mr20414688ejc.741.1652820836444; Tue, 17 May 2022 13:53:56 -0700 (PDT) Received: from workstation.lan.schwierd.dedyn.io (i5E86074D.versanet.de. [94.134.7.77]) by smtp.gmail.com with ESMTPSA id j29-20020a170906535d00b006f3ef214e4esm106117ejo.180.2022.05.17.13.53.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 May 2022 13:53:55 -0700 (PDT) From: Daniel Schwierzeck To: u-boot@lists.denx.de Cc: Tom Rini , Daniel Schwierzeck , Masahiro Yamada Subject: [PATCH] Kconfig: hide options not intended for users in arch/Kconfig Date: Tue, 17 May 2022 22:53:53 +0200 Message-Id: <20220517205353.2653667-1-daniel.schwierzeck@gmail.com> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean Those options show up in menuconfig when selecting ARM or MIPS which is dangerous if a user accidently sets them. This also clutters up the menuconfig top-level screen. Because those options should only be set by SoC specific or board specific configs, make them invisible. Signed-off-by: Daniel Schwierzeck --- arch/Kconfig | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) diff --git a/arch/Kconfig b/arch/Kconfig index 12de8a1165..e3e28d0628 100644 --- a/arch/Kconfig +++ b/arch/Kconfig @@ -365,7 +365,7 @@ config SYS_DISABLE_DCACHE_OPS this functionality. config SYS_IMMR - hex "Address for the Internal Memory-Mapped Registers (IMMR) window" + hex depends on PPC || FSL_LSCH2 || FSL_LSCH3 || ARCH_LS1021A default 0xFF000000 if MPC8xx default 0xF0000000 if ARCH_MPC8313 @@ -377,7 +377,7 @@ config SYS_IMMR to configure the features of many Freescale / NXP SoCs. config SKIP_LOWLEVEL_INIT - bool "Skip the calls to certain low level initialization functions" + bool depends on ARM || MIPS || RISCV help If enabled, then certain low level initializations (like setting up @@ -388,7 +388,7 @@ config SKIP_LOWLEVEL_INIT debugger which performs these initializations itself. config SPL_SKIP_LOWLEVEL_INIT - bool "Skip the calls to certain low level initialization functions" + bool depends on SPL && (ARM || MIPS || RISCV) help If enabled, then certain low level initializations (like setting up @@ -399,7 +399,7 @@ config SPL_SKIP_LOWLEVEL_INIT debugger which performs these initializations itself. config TPL_SKIP_LOWLEVEL_INIT - bool "Skip the calls to certain low level initialization functions" + bool depends on SPL && ARM help If enabled, then certain low level initializations (like setting up @@ -410,7 +410,7 @@ config TPL_SKIP_LOWLEVEL_INIT debugger which performs these initializations itself. config SKIP_LOWLEVEL_INIT_ONLY - bool "Skip the call to lowlevel_init during early boot ONLY" + bool depends on ARM help This allows just the call to lowlevel_init() to be skipped. The @@ -418,7 +418,7 @@ config SKIP_LOWLEVEL_INIT_ONLY performed. config SPL_SKIP_LOWLEVEL_INIT_ONLY - bool "Skip the call to lowlevel_init during early boot ONLY" + bool depends on SPL && ARM help This allows just the call to lowlevel_init() to be skipped. The @@ -426,7 +426,7 @@ config SPL_SKIP_LOWLEVEL_INIT_ONLY performed. config TPL_SKIP_LOWLEVEL_INIT_ONLY - bool "Skip the call to lowlevel_init during early boot ONLY" + bool depends on TPL && ARM help This allows just the call to lowlevel_init() to be skipped. The