From patchwork Wed Jul 21 12:20:51 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Oleksandr Suvorov X-Patchwork-Id: 1508169 X-Patchwork-Delegate: sbabic@denx.de Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=toradex.com header.i=@toradex.com header.a=rsa-sha256 header.s=selector2 header.b=CGhOHjYq; dkim-atps=neutral Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4GVF7S1md7z9sRR for ; Wed, 21 Jul 2021 22:21:40 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 0599082BAA; Wed, 21 Jul 2021 14:21:21 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=toradex.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=toradex.com header.i=@toradex.com header.b="CGhOHjYq"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 9F705829F9; Wed, 21 Jul 2021 14:21:14 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FORGED_SPF_HELO,MSGID_FROM_MTA_HEADER, SPF_HELO_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on20712.outbound.protection.outlook.com [IPv6:2a01:111:f400:7e1a::712]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 6EFB281E8F for ; Wed, 21 Jul 2021 14:21:07 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=quarantine dis=none) header.from=toradex.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=oleksandr.suvorov@toradex.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=CISzymSoKo5vYWcL9A5PtdAzHt1fy4Cgc0vcOLht2T36Lqu9XFi9gHYHrYBi7cEh7aaaxTMqmv+O9Xx6Vvefa9n7QGVQ7L6l+bGJgJxTwZzzjMtZnEyHznmwPxBYhqtQ30A7bVz2pGLxwHGuhFTjvz6Ey3R05Lz12uFiPaXXnoP8Fdq8pYuDu7Q5WMzJCN93hqajrbHPzY10PVZcH5AsoE/KbJ7URuXuaOKh+tWbC10GShh60ckhq84KBDomfDE5UYSj5b6jJwCgCx4KI1oySdNJ9n4fmi9gZEFm26QZcoUj4NvvVv9BXajj5hsLwvHQP7K79iFny+FMOXT7MTD9aA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VyUH9ShndUat7bI1dxmOrrcZxWZMMoUp6aj5V81OJHg=; b=AlExrKibDFHaPHpr0Z30sn9sZUy24qUAbs1rPF6ZJTbwSV1aqzADQNlUtcU5Bq8GeREzSqIdJRFPSewtXDOs93yDRg4B00O/y/0pj7CKq/StaCid3Ks/9UySRB9ThTcehzzUtCp9fAF/+7x4xzz9CeQwRhclGLQtHQtvqF7AYC1nHrrNismJUA2k4TsKSu+rKP43pDL4DcBUK0mMd6h6WJqhh9VwWDkko8NaUpRVKji+oLFAMNYHaE9iBGSpXDgxdh+jGHLLNUlaS/v9HX0apDdHGzecu1VPbqI3WPJwXS6jLqgFT0STBN6rtFsyighN3qRCW7vcMrCAqC0/CAcV+g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=toradex.com; dmarc=pass action=none header.from=toradex.com; dkim=pass header.d=toradex.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=toradex.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VyUH9ShndUat7bI1dxmOrrcZxWZMMoUp6aj5V81OJHg=; b=CGhOHjYqGCEaBOGCARuO719dncKyXsP02szgIsgp/NvM9TC9vTkt6Wb+4sIefg0jW3FUhYKUnOCPWG0ch44dHrMY0SRPijcVzHyDMost8yYu8mpwFBpfh6OPycu8DFtCvoQ1m/NKWm6vehA9HZxjbKgmHChPZNNfJWO0N+rui4w= Authentication-Results: lists.denx.de; dkim=none (message not signed) header.d=none;lists.denx.de; dmarc=none action=none header.from=toradex.com; Received: from PAXPR05MB8285.eurprd05.prod.outlook.com (2603:10a6:102:dd::24) by PAXPR05MB8016.eurprd05.prod.outlook.com (2603:10a6:102:dd::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4352.24; Wed, 21 Jul 2021 12:21:06 +0000 Received: from PAXPR05MB8285.eurprd05.prod.outlook.com ([fe80::68c9:eb5c:2e08:f814]) by PAXPR05MB8285.eurprd05.prod.outlook.com ([fe80::68c9:eb5c:2e08:f814%6]) with mapi id 15.20.4352.025; Wed, 21 Jul 2021 12:21:06 +0000 From: Oleksandr Suvorov To: u-boot@lists.denx.de Cc: Oleksandr Suvorov , Harm Berntsen , Heiko Schocher , Linus Walleij , Michal Simek , Rayagonda Kokatanur , Simon Glass , Stefan Bosch , Stefan Roese , Stephan Gerhold , Suneel Garapati , Weijie Gao Subject: [PATCH 1/2] GPIO: fxl6408: Add support for FXL6408 GPIO expander Date: Wed, 21 Jul 2021 15:20:51 +0300 Message-Id: <20210721122052.75139-2-oleksandr.suvorov@toradex.com> X-Mailer: git-send-email 2.31.1 In-Reply-To: <20210721122052.75139-1-oleksandr.suvorov@toradex.com> References: <20210721122052.75139-1-oleksandr.suvorov@toradex.com> X-ClientProxiedBy: GV0P278CA0047.CHEP278.PROD.OUTLOOK.COM (2603:10a6:710:29::16) To PAXPR05MB8285.eurprd05.prod.outlook.com (2603:10a6:102:dd::24) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from cryobook.toradex.int (82.193.109.226) by GV0P278CA0047.CHEP278.PROD.OUTLOOK.COM (2603:10a6:710:29::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4352.24 via Frontend Transport; Wed, 21 Jul 2021 12:21:05 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e4d234c4-7c47-40da-38fc-08d94c4203b3 X-MS-TrafficTypeDiagnostic: PAXPR05MB8016: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:1923; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: vCoM/Zsev9lPPfjydwJjAut2n88CkGo6fqIuA4EpSW5rrAYmQpEPhM6VGfNah7dVJ7k3smQ8Yw8EsmiWn8BR2zQ2VzeolvSEWPXjNeJ34V+7TyZPUp494FCj1ZIGnjvBpJBy+KQ52Ky18e2dbj7GZueNL8bbqTcE4/qCV8WOytt+DWP4bHfY9qrd2SUntroCY74RnBZ0E6nYEiYvsQxwvlF+qnOFLp+1tNMPKNhH6TIb1H0rZN8/vyfvv9a9bsgrUOQlHJh+SxhV7/QscWfUGPUinNOKarH5QvPCJTnbsV13zn5T78zR59vZugWlwxeemGB5A0gjZkJj0WYWrEqfrYEnvo7wijOYqLa79CYPErldFjVuIC66Ar35DSojrKQ1XYfWAq9A8MXBamE4gIHBUnwXGnXADLFn42x88+jw+J+YD+g/6cFk33ZqYhx/NThEne/kBMjjw/q2/syTObdQRkqChFsgV0jNtOB58jZ88Meuo4FOM/e08LmnxHzO1JY5WL3CUStk33OZnWAhS93hKQ9ZmA8fv0VTHHso4q8YtvtAIz5tiVM/thhBcZ2sHmkw+IDFO2Ygjy9iJzo6TCSCn/c123eowT/XAbr/jwD+OAoYzzTIN7xRpcyMdbXD23IsfAfQS90gEzwf6v1d1LO4doxhzVpIeppLKqR5+I4NP2m5JzuFqmfptTmYAGK2Dl6f2Nh39XGFcl0J+YphWRh+R8j6iU5zp7SEUuCDGdU/fLtkSQQk/TEVyPz27K5KEcC90dvQkOBoi8eTtdGmONE9SQ== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:PAXPR05MB8285.eurprd05.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(6506007)(30864003)(1076003)(66476007)(6916009)(36756003)(66556008)(956004)(52116002)(2616005)(66946007)(4326008)(2906002)(508600001)(6486002)(6512007)(6666004)(316002)(8936002)(38350700002)(38100700002)(186003)(8676002)(7416002)(26005)(83380400001)(44832011)(54906003)(55236004)(86362001)(5660300002)(966005); DIR:OUT; SFP:1102; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: rkdsF6EmuOR+z3mOCe2clnx3aoAM/UwDpyv7Wf42Xjnk87ydG3IBophueITBB/nazVvjVFFOzCm6jbTfN9Tzm3209BiiH84S8wpBXoHolBOFsyuBLjaitzN5IYyiAG/gSqVboOVbofqH/mD62BDZkT+hs+ASM/khz9oEiXz31l9Xm7e4VUeLbn27AF7UO+E4A9u7/A85ZulhlwCbgMShLS6tp4RorCM8UivBhanvaMuXtL+9205WdVe/pTqsKVYL1bNtXs40XN5SfsDLPhewyf4qqUvXqJ81xvSRbv9C6qBho3FcKNbGyi6RSBQaaJnDPFKcsA6FHgQ0nW0f91JQeoc0vGx67j0DYehmvtQYB2vh9yg+rVwEsnJboi2yH/kXV9JKlf6MiAwE6ZyTECfvBIkI8U45Bj5YOrChDYudZ77qOCWTZ9vs2qiE4gvzZ8BD4NM2TAej0jRDAiyaGTHh4UjuRaZIM+4Qp4e/2LYmHEZPIAtDDlT9NgVprPBftJNkFuzul7FEBurzASNvXHYmOEL8F12/VzIO4UK1kBX6ABQlBgU5sFmJdbZdzQLIA0MBJPUH7gah/ZHgJNj9WLzGft/sZbKQIJEJiaPgMiclwMXZJInl5Z79URzKT15YJ1w+EGRZTDw2ZpK+NhIM7AKACrMe+Lr2czJSVdOsD6PYwT9p3SdKLvc6WS4773n2ydKZRPFaQYRQLC1cgm+4b6wqq0CthWDpAY/mlsqwbpzgJXOjLqF5va2qwfQ5ZIOcdriVzLDZ88u5gOkco3KvMRc9nvnw0NdXPwt6VcIOxjHhll8TysvVvLJDkZ/uB8BiEyK0acQbDXw1ltvIf10TAY8GQUz5/ARlgrUUMF0JSyE/vwRuKSOKMBj5mSFAue+hcc14pk0FENzAqvq1MLp9UUuXYdXB0o8Oh8cqnH2icCWygIHn9utjWJa3BpJWmGSECK2kDc7e1ejwYuIjkq0B8SdIvmjs39CVELM8nHJF2zUZ0NEDI7d6vTTwcmlseliY4O2OBJt93EHLOEMZjcs6J476tA6euCitRBIue+58pq+Haz/K/Fh3+w1uFd8b1c1aJEGbocE/CiNq+kVgjMWBrgv2pSYaaMrORahuB+36M+UmXHDUTpARMFnVGCwatF4vY17npjmWrNObiJyURI4dXuwdtrtL9I8qosxdXufhLD9LLdg4RpE3vKdEOmGCitC9tjCBRtvDXNc396I3x/xYdlfpeT1v7K+y6cZp+71vVbgynm1KDOY3btL0TEIkTmEm2+W0Vy0shB/NhCMf96w8WEJmDrZxExyzKbf72butrBrFryREnUkLf7uXzGawUxfIVJ93 X-OriginatorOrg: toradex.com X-MS-Exchange-CrossTenant-Network-Message-Id: e4d234c4-7c47-40da-38fc-08d94c4203b3 X-MS-Exchange-CrossTenant-AuthSource: PAXPR05MB8285.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Jul 2021 12:21:06.4649 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: d9995866-0d9b-4251-8315-093f062abab4 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 5xjOnqsJF5/jdHBQnP3Ib6BWip5Vt9+1uVtyXK94zzaGPV9FfjiZUu2w4K+Bx8grFnTCDpwor5HVtwZ6iC7XfzKGhq30xJ7PS85Mc7fPwfs= X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR05MB8016 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean Initial support for Fairchild's 8 bit I2C gpio expander FXL6408. The CONFIG_FXL6408_GPIO define enables support for such devices. Based on: https://patchwork.kernel.org/patch/9148419/ Signed-off-by: Oleksandr Suvorov Reviewed-by: Simon Glass --- drivers/gpio/Kconfig | 7 + drivers/gpio/Makefile | 1 + drivers/gpio/gpio-fxl6408.c | 371 ++++++++++++++++++++++++++++++++++++ 3 files changed, 379 insertions(+) create mode 100644 drivers/gpio/gpio-fxl6408.c diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index 0817b12c5f..5883582a7f 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -123,6 +123,13 @@ config DA8XX_GPIO help This driver supports the DA8xx GPIO controller +config FXL6408_GPIO + bool "FXL6408 I2C GPIO driver" + depends on DM_GPIO && DM_I2C + help + Support for Fairchild Semiconductor FXL6408 I2C 8-bit GPIO + expander. + config INTEL_BROADWELL_GPIO bool "Intel Broadwell GPIO driver" depends on DM diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile index 16b09fb1b5..a71f3879a2 100644 --- a/drivers/gpio/Makefile +++ b/drivers/gpio/Makefile @@ -16,6 +16,7 @@ obj-$(CONFIG_AT91_GPIO) += at91_gpio.o obj-$(CONFIG_ATMEL_PIO4) += atmel_pio4.o obj-$(CONFIG_BCM6345_GPIO) += bcm6345_gpio.o obj-$(CONFIG_CORTINA_GPIO) += cortina_gpio.o +obj-$(CONFIG_FXL6408_GPIO) += gpio-fxl6408.o obj-$(CONFIG_INTEL_GPIO) += intel_gpio.o obj-$(CONFIG_INTEL_ICH6_GPIO) += intel_ich6_gpio.o obj-$(CONFIG_INTEL_BROADWELL_GPIO) += intel_broadwell_gpio.o diff --git a/drivers/gpio/gpio-fxl6408.c b/drivers/gpio/gpio-fxl6408.c new file mode 100644 index 0000000000..282ec0a69c --- /dev/null +++ b/drivers/gpio/gpio-fxl6408.c @@ -0,0 +1,371 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2021 Toradex + * Copyright (C) 2016 Broadcom + */ + +/** + * DOC: FXL6408 I2C to GPIO expander. + * + * This chip has 8 GPIO lines out of it, and is controlled by an I2C + * bus (a pair of lines), providing 4x expansion of GPIO lines. It + * also provides an interrupt line out for notifying of state changes. + * + * Any preconfigured state will be left in place until the GPIO lines + * get activated. At power on, everything is treated as an input, + * default input is HIGH and pulled-up, all interrupts are masked. + * + * Documentation can be found at: + * https://www.fairchildsemi.com/datasheets/FX/FXL6408.pdf + * + * This driver bases on: + * - the original driver by Eric Anholt : + * https://patchwork.kernel.org/patch/9148419/ + * - the Toradex version by Max Krummenacher : + * http://git.toradex.com/cgit/linux-toradex.git/tree/drivers/gpio/gpio-fxl6408.c?h=toradex_5.4-2.3.x-imx + * - the U-boot PCA953x driver by Peng Fan : + * drivers/gpio/pca953x_gpio.c + * + * TODO: Add interrupts support + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#define FXL6408_DEVID_CTRL 0x01 +# define FXL6408_SW_RST BIT(0) +# define FXL6408_RST_INT BIT(1) + +/* 3-bit manufacturer ID */ +# define FXL6408_MF_MASK GENMASK(7, 5) +# define FXL6408_MF_ID(devid) (((devid) & FXL6408_MF_MASK) >> 5) +/* 0b101 is for Fairchild assigned by Nokia */ +# define FXL6408_FAIRCHILD_MF 5 + +/* 3-bit firmware revision */ +# define FXL6408_FW_MASK GENMASK(4, 2) +# define FXL6408_FW_REV(devid) (((devid) & FXL6408_FW_MASK) >> 2) + +/* + * Bits set here indicate that the GPIO is an output. + */ +#define FXL6408_DIRECTION 0x03 + +enum { + FXL6408_DIRECTION_IN, + FXL6408_DIRECTION_OUT, +}; + +/* + * Bits set here, when the corresponding bit of IO_DIR is set, drive + * the output high instead of low. + */ +#define FXL6408_OUTPUT 0x05 + +/* + * Bits here make the output High-Z, instead of the OUTPUT value. + */ +#define FXL6408_OUTPUT_HIGH_Z 0x07 + +/* + * Bits here define the expected input state of the GPIO. + * INTERRUPT_STATUS bits will be set when the INPUT transitions away + * from this value. + */ +#define FXL6408_INPUT_DEF_STATE 0x09 + +/* + * Bits here enable either pull up or pull down according to + * INPUT_PULL_STATE. + */ +#define FXL6408_INPUT_PULL_ENABLE 0x0b + +/* + * Bits set here selects a pull-up/pull-down state of pin, which + * is configured as Input and the corresponding PULL_ENABLE bit is + * set. + */ +#define FXL6408_INPUT_PULL_STATE 0x0d + +/* + * Returns the current status (1 = HIGH) of the input pins. + */ +#define FXL6408_INPUT 0x0f + +/* + * Mask of pins which can generate interrupts. + */ +#define FXL6408_INTERRUPT_MASK 0x11 +/* + * Mask of pins which have generated an interrupt. + * Cleared on read. + */ +#define FXL6408_INTERRUPT_STATUS 0x13 + +/* + * struct fxl6408_info - Data for fxl6408 + * + * @dev: udevice structure for the device + * @addr: i2c slave address + * @reg_output: hold the value of output register + * @reg_direction: hold the value of direction register + */ +struct fxl6408_info { + struct udevice *dev; + int addr; + u8 device_id; + u8 reg_io_dir; + u8 reg_output; +}; + +static int fxl6408_write(struct udevice *dev, int reg, u8 val) +{ + int ret; + + ret = dm_i2c_write(dev, reg, &val, 1); + if (ret) + dev_err(dev, "%s error: %d\n", __func__, ret); + + return ret; +} + +static int fxl6408_read(struct udevice *dev, int reg, u8 *val) +{ + int ret; + u8 tmp; + + ret = dm_i2c_read(dev, reg, &tmp, 1); + if (!ret) + *val = tmp; + else + dev_err(dev, "%s error: %d\n", __func__, ret); + + return ret; +} + +/* + * fxl6408_is_output() - check whether the gpio configures as either + * output or input. + * Return: 0 - input, 1 - output. + */ +static int fxl6408_is_output(struct udevice *dev, int offset) +{ + struct fxl6408_info *info = dev_get_plat(dev); + + return !!(info->reg_io_dir & BIT(offset)); +} + +static int fxl6408_get_value(struct udevice *dev, uint offset) +{ + int ret, reg = fxl6408_is_output(dev, offset) ? FXL6408_OUTPUT : FXL6408_INPUT; + u8 val = 0; + + ret = fxl6408_read(dev, reg, &val); + if (IS_ERR_VALUE(ret)) + return ret; + + return !!(val & BIT(offset)); +} + +static int fxl6408_set_value(struct udevice *dev, uint offset, int value) +{ + struct fxl6408_info *info = dev_get_plat(dev); + u8 val; + int ret; + + if (value) + val = info->reg_output | BIT(offset); + else + val = info->reg_output & ~BIT(offset); + + ret = fxl6408_write(dev, FXL6408_OUTPUT, val); + if (!IS_ERR_VALUE(ret)) + info->reg_output = val; + + return ret; +} + +static int fxl6408_set_direction(struct udevice *dev, uint offset, int dir) +{ + struct fxl6408_info *info = dev_get_plat(dev); + u8 val; + int ret; + + if (dir == FXL6408_DIRECTION_IN) + val = info->reg_io_dir & ~BIT(offset); + else + val = info->reg_io_dir | BIT(offset); + + ret = fxl6408_write(dev, FXL6408_DIRECTION, val); + if (!IS_ERR_VALUE(ret)) + info->reg_io_dir = val; + + return ret; +} + +static int fxl6408_direction_input(struct udevice *dev, uint offset) +{ + return fxl6408_set_direction(dev, offset, FXL6408_DIRECTION_IN); +} + +static int fxl6408_direction_output(struct udevice *dev, uint offset, int value) +{ + int ret; + + /* Configure output value. */ + ret = fxl6408_set_value(dev, offset, value); + if (!IS_ERR_VALUE(ret)) + /* Configure direction as output. */ + fxl6408_set_direction(dev, offset, FXL6408_DIRECTION_OUT); + + return ret; +} + +static int fxl6408_get_function(struct udevice *dev, uint offset) +{ + if (fxl6408_is_output(dev, offset)) + return GPIOF_OUTPUT; + else + return GPIOF_INPUT; +} + +static int fxl6408_xlate(struct udevice *dev, struct gpio_desc *desc, + struct ofnode_phandle_args *args) +{ + desc->offset = args->args[0]; + desc->flags = args->args[1] & GPIO_ACTIVE_LOW ? GPIOD_ACTIVE_LOW : 0; + + return 0; +} + +static const struct dm_gpio_ops fxl6408_ops = { + .direction_input = fxl6408_direction_input, + .direction_output = fxl6408_direction_output, + .get_value = fxl6408_get_value, + .set_value = fxl6408_set_value, + .get_function = fxl6408_get_function, + .xlate = fxl6408_xlate, +}; + +static int fxl6408_probe(struct udevice *dev) +{ + struct fxl6408_info *info = dev_get_plat(dev); + struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev); + char name[32], label[32], *str; + int addr; + int ret; + int size; + const u8 *tmp; + u8 val; + u32 val32; + + addr = dev_read_addr(dev); + if (addr == 0) + return -ENODEV; + info->addr = addr; + + /* Check the device ID register to see if it's responding. + * This also clears RST_INT as a side effect, so we won't get + * the "we've been power cycled" interrupt once we enable + * interrupts. + */ + ret = fxl6408_read(dev, FXL6408_DEVID_CTRL, &val); + if (IS_ERR_VALUE(ret)) { + dev_err(dev, "FXL6408 probe returned %d\n", ret); + return ret; + } + + if (FXL6408_MF_ID(val) != FXL6408_FAIRCHILD_MF) { + dev_err(dev, "FXL6408 probe returned DID: 0x%02x\n", val); + return -ENODEV; + } + info->device_id = val; + + /* + * Disable High-Z of outputs, so that the OUTPUT updates + * actually take effect. + */ + ret = fxl6408_write(dev, FXL6408_OUTPUT_HIGH_Z, (u8)0); + if (IS_ERR_VALUE(ret)) { + dev_err(dev, "Error writing High-Z register\n"); + return ret; + } + + /* + * If configured, set initial output state and direction, + * otherwise read them from the chip. + */ + if (IS_ERR_VALUE(dev_read_u32(dev, "initial_io_dir", &val32))) { + ret = fxl6408_read(dev, FXL6408_DIRECTION, &info->reg_io_dir); + if (IS_ERR_VALUE(ret)) { + dev_err(dev, "Error reading direction register\n"); + return ret; + } + } else { + info->reg_io_dir = val32 & 0xFF; + ret = fxl6408_write(dev, FXL6408_DIRECTION, info->reg_io_dir); + if (IS_ERR_VALUE(ret)) { + dev_err(dev, "Error setting direction register\n"); + return ret; + } + } + + if (IS_ERR_VALUE(dev_read_u32(dev, "initial_output", &val32))) { + ret = fxl6408_read(dev, FXL6408_OUTPUT, &info->reg_output); + if (IS_ERR_VALUE(ret)) { + dev_err(dev, "Error reading output register\n"); + return ret; + } + } else { + info->reg_output = val32 & 0xFF; + ret = fxl6408_write(dev, FXL6408_OUTPUT, info->reg_output); + if (IS_ERR_VALUE(ret)) { + dev_err(dev, "Error setting output register\n"); + return ret; + } + } + + tmp = dev_read_prop(dev, "label", &size); + if (tmp) { + size = min(size, (int)sizeof(label) - 1); + memcpy(label, tmp, size); + label[size] = '\0'; + snprintf(name, sizeof(name), "%s@%x_", label, info->addr); + } else { + snprintf(name, sizeof(name), "gpio@%x_", info->addr); + } + + str = strdup(name); + if (!str) + return -ENOMEM; + + uc_priv->bank_name = str; + uc_priv->gpio_count = dev_get_driver_data(dev); + uc_priv->gpio_base = -1; + + dev_dbg(dev, "%s (FW rev. %ld) is ready\n", str, + FXL6408_FW_REV(info->device_id)); + + return 0; +} + +static const struct udevice_id fxl6408_ids[] = { + { .compatible = "fcs,fxl6408", .data = 8 }, + { } +}; + +U_BOOT_DRIVER(fxl6408_gpio) = { + .name = "fxl6408_gpio", + .id = UCLASS_GPIO, + .ops = &fxl6408_ops, + .probe = fxl6408_probe, + .of_match = fxl6408_ids, + .plat_auto = sizeof(struct fxl6408_info), +};