diff mbox series

[v2,05/12] arm: dts: ls1046a: add label to pcie nodes in dts

Message ID 1601290574-20151-6-git-send-email-wasim.khan@nxp.com
State Accepted
Commit 2adb7970cbc4a74511dd44fc968e96947033407f
Delegated to: Priyanka Jain
Headers show
Series Add label to pcie nodes | expand

Commit Message

Wasim Khan Sept. 28, 2020, 10:56 a.m. UTC 
Add label to pcie nodes in dts so that these nodes
are easy to refer.

Signed-off-by: Wasim Khan <wasim.khan@nxp.com>
---
Changes in V2:
- Updated commit description

Changes in V3:
- No Change

 arch/arm/dts/fsl-ls1046a.dtsi | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)
diff mbox series

Patch

diff --git a/arch/arm/dts/fsl-ls1046a.dtsi b/arch/arm/dts/fsl-ls1046a.dtsi
index 3f11d6c..155455d 100644
--- a/arch/arm/dts/fsl-ls1046a.dtsi
+++ b/arch/arm/dts/fsl-ls1046a.dtsi
@@ -241,7 +241,7 @@ 
 			dr_mode = "host";
 		};
 
-		pcie@3400000 {
+		pcie1: pcie@3400000 {
 			compatible = "fsl,ls-pcie", "snps,dw-pcie";
 			reg = <0x00 0x03400000 0x0 0x80000   /* dbi registers */
 			       0x00 0x03480000 0x0 0x40000   /* lut registers */
@@ -257,7 +257,7 @@ 
 				  0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
 		};
 
-		pcie_ep@3400000 {
+		pcie_ep1: pcie_ep@3400000 {
 			compatible = "fsl,ls-pcie-ep";
 			reg = <0x00 0x03400000 0x0 0x80000
 			       0x00 0x034c0000 0x0 0x40000
@@ -268,7 +268,7 @@ 
 			big-endian;
 		};
 
-		pcie@3500000 {
+		pcie2: pcie@3500000 {
 			compatible = "fsl,ls-pcie", "snps,dw-pcie";
 			reg = <0x00 0x03500000 0x0 0x80000   /* dbi registers */
 			       0x00 0x03580000 0x0 0x40000   /* lut registers */
@@ -285,7 +285,7 @@ 
 				  0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
 		};
 
-		pcie_ep@3500000 {
+		pcie_ep2: pcie_ep@3500000 {
 			compatible = "fsl,ls-pcie-ep";
 			reg = <0x00 0x03500000 0x0 0x80000
 			       0x00 0x035c0000 0x0 0x40000
@@ -296,7 +296,7 @@ 
 			big-endian;
 		};
 
-		pcie@3600000 {
+		pcie3: pcie@3600000 {
 			compatible = "fsl,ls-pcie", "snps,dw-pcie";
 			reg = <0x00 0x03600000 0x0 0x80000   /* dbi registers */
 			       0x00 0x03680000 0x0 0x40000   /* lut registers */
@@ -312,7 +312,7 @@ 
 				  0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
 		};
 
-		pcie_ep@3600000 {
+		pcie_ep3: pcie_ep@3600000 {
 			compatible = "fsl,ls-pcie-ep";
 			reg = <0x00 0x03600000 0x0 0x80000
 			       0x00 0x036c0000 0x0 0x40000