mbox series

[v1,00/17] Add Intel N5X SoC support

Message ID 20210331143908.48211-1-elly.siew.chin.lim@intel.com
Headers show
Series Add Intel N5X SoC support | expand

Message

Siew Chin Lim March 31, 2021, 2:38 p.m. UTC
This patchset add Intel N5X SoC[1] support.

Intel N5X SoC is with a 64-bit quad core ARM Cortex-A53 MPCore
hard processor system (HPS). New IPs in N5X are clock manager
and DDR subsystem, other IPs have minor changes compared to Agilex.

Intel N5X SoC supports legacy boot without ATF, ATF boot, and ATF boot
with VAB enabled. 

[1]: https://www.intel.com/content/www/us/en/products/programmable/asic/easic-devices/diamond-mesa-soc-devices.html

Siew Chin Lim (16):
  arm: socfpga: Changed base_addr_s10.h to base_addr_soc64.h
  arm: socfpga: Add base address for Intel N5X device
  arm: socfpga: Add handoff data support for Intel N5X device
  drivers: clk: Add clock driver for Intel N5X device
  arm: socfpga: Get clock manager base address for Intel N5X device
  drivers: clk: Add memory clock driver for Intel N5X device
  arm: socfpga: Move cm_get_mpu_clk_hz function declaration to
    clock_manager.h
  arm: socfpga: Add clock manager for Intel N5X device
  arm: socfpga: Changed misc_s10.c to misc_soc64.c
  arm: socfpga: Add SDRAM driver helper function for Intel N5X device
  ddr: altera: Add SDRAM driver for Intel N5X device
  arm: socfpga: Add SPL for Intel N5X device
  board: intel: Add socdk board support for Intel N5X device
  arm: dts: Add base dtsi and devkit dts for Intel N5X device
  include: configs: Add Intel N5X device CONFIGs
  arm: socfpga: Enable Intel N5X device build

Tien Fong Chee (1):
  ddr: socfpga: Enable memory test on memory size less than 1GB

 arch/arm/dts/Makefile                              |    1 +
 arch/arm/dts/socfpga_n5x-u-boot.dtsi               |  101 +
 arch/arm/dts/socfpga_n5x.dtsi                      |  640 ++++++
 arch/arm/dts/socfpga_n5x_socdk-u-boot.dtsi         |   67 +
 arch/arm/dts/socfpga_n5x_socdk.dts                 |  143 ++
 arch/arm/mach-socfpga/Kconfig                      |   20 +-
 arch/arm/mach-socfpga/Makefile                     |   26 +-
 arch/arm/mach-socfpga/clock_manager_n5x.c          |   80 +
 .../mach/{base_addr_s10.h => base_addr_soc64.h}    |   11 +-
 arch/arm/mach-socfpga/include/mach/clock_manager.h |    3 +
 .../include/mach/clock_manager_agilex.h            |    2 -
 .../include/mach/clock_manager_arria10.h           |    1 -
 .../mach-socfpga/include/mach/clock_manager_gen5.h |    1 -
 .../mach-socfpga/include/mach/clock_manager_n5x.h  |   12 +
 .../mach-socfpga/include/mach/clock_manager_s10.h  |    1 -
 arch/arm/mach-socfpga/include/mach/firewall.h      |    6 +
 arch/arm/mach-socfpga/include/mach/handoff_soc64.h |   28 +
 arch/arm/mach-socfpga/include/mach/misc.h          |    4 +
 .../include/mach/system_manager_soc64.h            |   10 +-
 arch/arm/mach-socfpga/misc.c                       |    3 +
 arch/arm/mach-socfpga/{misc_s10.c => misc_soc64.c} |   79 +-
 arch/arm/mach-socfpga/spl_n5x.c                    |   94 +
 arch/arm/mach-socfpga/wrap_handoff_soc64.c         |   40 +
 board/intel/n5x-socdk/MAINTAINERS                  |    7 +
 board/intel/n5x-socdk/Makefile                     |    7 +
 board/intel/n5x-socdk/socfpga.c                    |    7 +
 configs/socfpga_n5x_atf_defconfig                  |   77 +
 configs/socfpga_n5x_defconfig                      |   65 +
 configs/socfpga_n5x_vab_defconfig                  |   79 +
 drivers/clk/altera/Makefile                        |    4 +-
 drivers/clk/altera/clk-mem-n5x.c                   |  136 ++
 drivers/clk/altera/clk-mem-n5x.h                   |   84 +
 drivers/clk/altera/clk-n5x.c                       |  489 +++++
 drivers/clk/altera/clk-n5x.h                       |  217 ++
 drivers/ddr/altera/Makefile                        |    3 +-
 drivers/ddr/altera/sdram_n5x.c                     | 2316 ++++++++++++++++++++
 drivers/ddr/altera/sdram_soc64.c                   |   28 +-
 include/configs/socfpga_n5x_socdk.h                |   45 +
 include/configs/socfpga_soc64_common.h             |    2 +-
 include/dt-bindings/clock/n5x-clock.h              |   71 +
 40 files changed, 4982 insertions(+), 28 deletions(-)
 create mode 100644 arch/arm/dts/socfpga_n5x-u-boot.dtsi
 create mode 100644 arch/arm/dts/socfpga_n5x.dtsi
 create mode 100644 arch/arm/dts/socfpga_n5x_socdk-u-boot.dtsi
 create mode 100644 arch/arm/dts/socfpga_n5x_socdk.dts
 create mode 100644 arch/arm/mach-socfpga/clock_manager_n5x.c
 rename arch/arm/mach-socfpga/include/mach/{base_addr_s10.h => base_addr_soc64.h} (85%)
 create mode 100644 arch/arm/mach-socfpga/include/mach/clock_manager_n5x.h
 rename arch/arm/mach-socfpga/{misc_s10.c => misc_soc64.c} (51%)
 create mode 100644 arch/arm/mach-socfpga/spl_n5x.c
 create mode 100644 board/intel/n5x-socdk/MAINTAINERS
 create mode 100644 board/intel/n5x-socdk/Makefile
 create mode 100644 board/intel/n5x-socdk/socfpga.c
 create mode 100644 configs/socfpga_n5x_atf_defconfig
 create mode 100644 configs/socfpga_n5x_defconfig
 create mode 100644 configs/socfpga_n5x_vab_defconfig
 create mode 100644 drivers/clk/altera/clk-mem-n5x.c
 create mode 100644 drivers/clk/altera/clk-mem-n5x.h
 create mode 100644 drivers/clk/altera/clk-n5x.c
 create mode 100644 drivers/clk/altera/clk-n5x.h
 create mode 100644 drivers/ddr/altera/sdram_n5x.c
 create mode 100644 include/configs/socfpga_n5x_socdk.h
 create mode 100644 include/dt-bindings/clock/n5x-clock.h