[PULL,026/110] configs/targets: Restrict the legacy ldst_phys() API on LoongArch64

From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 026/110] configs/targets: Restrict the legacy ldst_phys() API
 on LoongArch64
Date: Wed,  6 May 2026 15:53:58 +0200
Message-ID: <20260506135524.20617-27-philmd@linaro.org>
In-Reply-To: <20260506135524.20617-1-philmd@linaro.org>
References: <20260506135524.20617-1-philmd@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::336;
 envelope-from=philmd@linaro.org; helo=mail-wm1-x336.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: qemu development <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org
Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org

Message ID	20260506135524.20617-27-philmd@linaro.org
State	New
Headers	show Return-Path: <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org> From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org> To: qemu-devel@nongnu.org Subject: [PULL 026/110] configs/targets: Restrict the legacy ldst_phys() API on LoongArch64 Date: Wed, 6 May 2026 15:53:58 +0200 Message-ID: <20260506135524.20617-27-philmd@linaro.org> In-Reply-To: <20260506135524.20617-1-philmd@linaro.org> References: <20260506135524.20617-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::336; envelope-from=philmd@linaro.org; helo=mail-wm1-x336.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org
Series	[PULL,001/110] monitor/hmp: : Include missing 'exec/target_long.h' header \| expand [PULL,001/110] monitor/hmp: : Include missing 'exec/target_long.h' header [PULL,002/110] target-info: Include 'exec/cpu-defs.h' explicitly [PULL,003/110] target/xtensa: Restrict inclusion of 'exec/cpu-defs.h' header [PULL,004/110] target/hexagon: Include missing 'exec/target_long.h' header [PULL,005/110] target/hppa: Include missing 'exec/target_long.h' header [PULL,006/110] target/i386: Include missing 'exec/target_long.h' header [PULL,007/110] target/m68k: Include missing 'exec/target_long.h' header [PULL,008/110] target/mips: Include missing 'exec/target_long.h' header [PULL,009/110] target/ppc: Include missing 'exec/target_long.h' header [PULL,010/110] target/riscv: Include missing 'exec/target_long.h' header [PULL,011/110] target/sparc: Include missing 'exec/target_long.h' header [PULL,012/110] system/kvm_xen: Include missing 'exec/target_page.h' header [PULL,013/110] target/s390x/tcg: Include missing 'cpu.h' headers [PULL,014/110] exec/helper-head: Include missing 'exec/target_long.h' header [PULL,015/110] target/cpu: Do not include 'exec/cpu-defs.h' anymore [PULL,016/110] target/mips: Move 'mvp' field from CPUMIPSState to MIPSCPU [PULL,017/110] target/mips: Free mvp in unrealize [PULL,018/110] target/mips: Move count_clock to MIPSCPU struct [PULL,019/110] target/ppc/mmu: Remove unused hash32_store_hpte() helpers [PULL,020/110] target/ppc/mmu: Restrict hash32_load_hpte() helpers scope [PULL,021/110] target/sparc/monitor: Dump all registers as 32-bit [PULL,022/110] monitor: Remove MonitorDef::type field and MD_TLONG / MD_I32 [PULL,023/110] monitor: Extract completion declarations to 'monitor/hmp-completion.h' [PULL,024/110] hw/misc/allwinner-cpucfg.c: make compilation unit common [PULL,025/110] target/loongarch: Replace legacy ldq_le_phys() -> address_space_ldq_le() [PULL,026/110] configs/targets: Restrict the legacy ldst_phys() API on LoongArch64 [PULL,027/110] target/loongarch: Avoid target-specific migration headers in machine.c [PULL,028/110] target/avr: Avoid target-specific migration headers in machine.c [PULL,029/110] migration: Revert "Add VMSTATE_UINTTL_2DARRAY()" [PULL,030/110] migration: Remove unused target-specific macros [PULL,031/110] target/sparc: Inline qemu_get/put_betl() [PULL,032/110] target/mips: Inline qemu_get/put_betls() [PULL,033/110] target/i386: Expand VMSTATE_UINTTL_SUB_ARRAY for APX registers [PULL,034/110] target/sparc: Replace VMSTATE_VARRAY_MULTIPLY -> VMSTATE_UINTTL_ARRAY [PULL,035/110] cpus: Remove CPUClass::init_accel_cpu() left-over hook [PULL,036/110] target/i386: Replace target_ulong -> uint64_t for TARGET_X86_64 [PULL,037/110] target/mips: Pass MemOpIdx argument to Load/Store Multiple helpers [PULL,038/110] target/mips: Remove unnecessary target_ulong uses in LD/ST Multiple [PULL,039/110] target/mips: Inline cpu_ld/st_mmuidx_ra() calls in LD/ST Multiple [PULL,040/110] target/mips: Check alignment for microMIPS pre-R6 LD/ST multiple [PULL,041/110] stubs: Rename monitor -> qmp* files [PULL,042/110] monitor/meson: Use SPICE with migration HMP commands [PULL,043/110] monitor: Restrict monitor_set_cpu() method scope [PULL,044/110] monitor: Make 'info via' a generic command [PULL,045/110] monitor: Make Xen emulation commands generic ones [PULL,046/110] system: Expose 'arch_init.h' as 'qemu/base-arch-defs.h' [PULL,047/110] monitor: Introduce HMPCommand::arch_bitmask field [PULL,048/110] hw/s390x: Reduce 'monitor/monitor.h' inclusions [PULL,049/110] monitor: Do not check TARGET_S390X to build s390x commands [PULL,050/110] monitor: Do not check TARGET_I386 to build target/i386/ commands [PULL,051/110] monitor: Do not check TARGET_I386 to build 'info sgx' command [PULL,052/110] monitor: Do not check TARGET_I386 to build 'info sev' command [PULL,053/110] monitor: Do not check TARGET_I386/RISCV to build 'info mem' command [PULL,054/110] monitor: Do not check multiple TARGET_* to build 'info tlb' command [PULL,055/110] cpus: Introduce SysemuCPUOps::monitor_get_register() hook [PULL,056/110] target/riscv: Register target_get_monitor_def in SysemuCPUOps [PULL,057/110] monitor: Remove target_get_monitor_def() [PULL,058/110] monitor: Have MonitorDef::get_value() always return int64_t type [PULL,059/110] monitor: Reduce target-specific methods further [PULL,060/110] monitor: Remove 'monitor/hmp-target.h' header [PULL,061/110] monitor: Forward-declare the MonitorDef type [PULL,062/110] cpus: Introduce SysemuCPUOps::monitor_defs hook [PULL,063/110] target/i386: Replace target_monitor_defs -> SysemuCPUOps::monitor_defs [PULL,064/110] target/m68k: Replace target_monitor_defs -> SysemuCPUOps::monitor_defs [PULL,065/110] target/sparc: Replace target_monitor_defs -> SysemuCPUOps::monitor_defs [PULL,066/110] monitor: Remove target_monitor_defs() [PULL,067/110] monitor: Merge hmp-target.c code within hmp-cmds.c [PULL,068/110] monitor: Remove hmp_info_pic() left-over declaration [PULL,069/110] target/mips: Inline cpu_ld{uw, l}_code() calls in set_badinstr_registers [PULL,070/110] accel/tcg: Remove non-explicit endian cpu_ld_code() wrappers [PULL,071/110] target/mips: Expand TCGv type as 32-bit for XBurst MXU [PULL,072/110] target/mips: Expand TCGv type for 64-bit extensions [PULL,073/110] target/mips: Pass MemOpIdx argument to Linked Load/Store helpers [PULL,074/110] target/mips: Inline cpu_ld/st_mmuidx_ra() calls in Atomic LD/ST helpers [PULL,075/110] target/mips: Inline translator_ld[uw,l,q]() calls [PULL,076/110] target/mips: Remove last MO_TE use [PULL,077/110] meson: Allow building with empty target_arch[] source set [PULL,078/110] meson.build: define stubs library per target base architecture [PULL,079/110] tcg: Include missing 'tcg/tcg-op-common.h' header in 'tcg-op-mem.h' [PULL,080/110] target/arm: define stub library [PULL,081/110] target/microblaze: Fix endianness used to disassemble [PULL,082/110] target/microblaze: Replace translator_ldl_swap() -> translator_ldl_end() [PULL,083/110] target/microblaze: Introduce common system/user meson source set [PULL,084/110] target/microblaze: Compile helper.c as common unit [PULL,085/110] target/microblaze: Compile op_helper.c as common unit [PULL,086/110] target/microblaze: Compile cpu.c as common unit [PULL,087/110] target/microblaze: Include missing cpu-mmu-index.h header in translate.c [PULL,088/110] target/microblaze: Compile translate.c as common unit [PULL,089/110] target/s390x: Introduce common system/user meson source set [PULL,090/110] target/s390x: Compile few files as common unit [PULL,091/110] target/s390x: Compile translate.c as common unit [PULL,092/110] target/s390x: Compile vec_helper.c as common unit [PULL,093/110] target/s390x: Have MSA helper pass a mmu_idx argument [PULL,094/110] target/s390x: Compile crypto_helper.c as common unit [PULL,095/110] target/s390x: Replace cpu_stb_data_ra -> cpu_stb_mmu in STFLE opcode [PULL,096/110] target/riscv: Iterate vCPUs using CPU_FOREACH() macro [PULL,097/110] target/mips: Reduce CPUState scope when used with CPU_FOREACH() [PULL,098/110] target/mips: Do not initialize variable used by CPU_FOREACH macro [PULL,099/110] target/s390x: Do not compile KVM stubs for linux-user binary [PULL,100/110] target/xtensa/core: register types using type_init [PULL,101/110] io: Clear dangling GLib event source tag [PULL,102/110] io: use g_clear_handle_id() for GSource cleanup [PULL,103/110] scripts/checkpatch: Reject another license boilerplate pattern [PULL,104/110] cocci: Do not initialize variable used by QLIST_FOREACH macro [PULL,105/110] cocci: Do not initialize variable used by QSLIST_FOREACH macro [PULL,106/110] cocci: Do not initialize variable used by QSIMPLEQ_FOREACH macro [PULL,107/110] cocci: Do not initialize variable used by QTAILQ_FOREACH macro [PULL,108/110] cocci: Do not initialize variable used by RAMBLOCK_FOREACH macro [PULL,109/110] scripts/checkpatch: Avoid false positive on empty blocks [PULL,110/110] system/vl: inline qemu_opts_parse_noisily() result checks

[PULL,026/110] configs/targets: Restrict the legacy ldst_phys() API on LoongArch64

Commit Message

Patch