From patchwork Thu Jun 24 14:00:09 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 1496634 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Authentication-Results: ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256 header.s=google header.b=PyZ3+FN/; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 4G9hcw48CPz9sfG for ; Fri, 25 Jun 2021 00:01:19 +1000 (AEST) Received: from localhost ([::1]:45910 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lwPut-0000lP-Aq for incoming@patchwork.ozlabs.org; Thu, 24 Jun 2021 10:01:15 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:50842) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lwPu2-0000ku-R0 for qemu-devel@nongnu.org; Thu, 24 Jun 2021 10:00:22 -0400 Received: from mail-wr1-x431.google.com ([2a00:1450:4864:20::431]:42568) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lwPtv-000897-6M for qemu-devel@nongnu.org; Thu, 24 Jun 2021 10:00:22 -0400 Received: by mail-wr1-x431.google.com with SMTP id j1so6783082wrn.9 for ; Thu, 24 Jun 2021 07:00:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=S0Pb9ikvLbEayR4DTs9+4KSrkiJUxlceUiuMnp+Yai8=; b=PyZ3+FN/dC6quEAm3fFYv0XQ8u/w/YIm77+i3Y91fB2aX6QBi2X+CSeCH9ETHtQZK8 fS3S9hksASzFLZMfp9opntR1a0VQMMaxZ/HjGyf3slcjX8TKQEQQOyIYJLTSF9OHg1Fi 76oCoNKM5diqE7dhHedtyOCWxtXqY07wt9o8NExZim0ufgOl4Bl1vVuLlQi++e0h4kva dgndE3tFF4DPIGs/QmdTPAun9vmuhPlNbJuRIR0yAmbIwTplRiB8IASu155BN9OzYBWY 9BTd6++Yqgxw3K+ykaGoOHDpsncF0YnOmgkOi9v21pb4SqYDe37Sdns615GcIJs/NFpT PYtA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=S0Pb9ikvLbEayR4DTs9+4KSrkiJUxlceUiuMnp+Yai8=; b=MdShYVxwahcNQq3Lj/hHOxIlLx3o47lRkB7oU679496yXMrG8Gp/nfEPaDukYOo5j0 g/Ay7l1B15rjMeKBJlAjU7t43v+FUGEroHBKzyb+nA0wOMAC+0oQGcdfYk/bRYuIjADL tv9e80YeARU57CsdtT8m9bgwB+d64kV7OmN5g2jta6fdYUgP3i3tjB/ouGHzqyfjsHXk chGLCyz4x8pKmUupoYuMpxEDEcdCnyb7WkfSuMTxUYv+ocLhTbDTeK2IU1DZKWN85Ktl 1p94Ol45IaY3ezwdaNuDNzxWd7T5qPp3sJj2UJq8yvrH8ETjZ6J/8OJ1jUKisv8vardq NHUw== X-Gm-Message-State: AOAM532CkMzpt91QFdr9R54d5dgBQVtnRjQW6LJ/Jy7hMO5Ub1htIuYd 5Fohd5TlOQDIrP0CZePyzcxgLDcjbr9WNYa0 X-Google-Smtp-Source: ABdhPJw8N1nY9yTuAIbrEcg6+c79FlhrWafYu3NGpm3sEttVMbza//tNKWR6zXVs+M074E9u4grQUA== X-Received: by 2002:a5d:5402:: with SMTP id g2mr4591470wrv.226.1624543212829; Thu, 24 Jun 2021 07:00:12 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id p15sm2973395wmq.43.2021.06.24.07.00.12 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Jun 2021 07:00:12 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL v2 00/57] target-arm queue Date: Thu, 24 Jun 2021 15:00:09 +0100 Message-Id: <20210624140009.24855-1-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::431; envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x431.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" Squashed in a trivial fix for 32-bit hosts: -- PMM The following changes since commit 53f306f316549d20c76886903181413d20842423: Merge remote-tracking branch 'remotes/ehabkost-gl/tags/x86-next-pull-request' into staging (2021-06-21 11:26:04 +0100) are available in the Git repository at: https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210624 for you to fetch changes up to 90a76c6316cfe6416fc33814a838fb3928f746ee: docs/system: arm: Add nRF boards description (2021-06-24 14:58:48 +0100) ---------------------------------------------------------------- target-arm queue: * Don't require 'virt' board to be compiled in for ACPI GHES code * docs: Document which architecture extensions we emulate * Fix bugs in M-profile FPCXT_NS accesses * First slice of MVE patches * Implement MTE3 * docs/system: arm: Add nRF boards description ---------------------------------------------------------------- Alexandre Iooss (1): docs/system: arm: Add nRF boards description Peter Collingbourne (1): target/arm: Implement MTE3 Peter Maydell (55): hw/acpi: Provide stub version of acpi_ghes_record_errors() hw/acpi: Provide function acpi_ghes_present() target/arm: Use acpi_ghes_present() to see if we report ACPI memory errors docs/system/arm: Document which architecture extensions we emulate target/arm/translate-vfp.c: Whitespace fixes target/arm: Handle FPU being disabled in FPCXT_NS accesses target/arm: Don't NOCP fault for FPCXT_NS accesses target/arm: Handle writeback in VLDR/VSTR sysreg with no memory access target/arm: Factor FP context update code out into helper function target/arm: Split vfp_access_check() into A and M versions target/arm: Handle FPU check for FPCXT_NS insns via vfp_access_check_m() target/arm: Implement MVE VLDR/VSTR (non-widening forms) target/arm: Implement widening/narrowing MVE VLDR/VSTR insns target/arm: Implement MVE VCLZ target/arm: Implement MVE VCLS target/arm: Implement MVE VREV16, VREV32, VREV64 target/arm: Implement MVE VMVN (register) target/arm: Implement MVE VABS target/arm: Implement MVE VNEG tcg: Make gen_dup_i32/i64() public as tcg_gen_dup_i32/i64 target/arm: Implement MVE VDUP target/arm: Implement MVE VAND, VBIC, VORR, VORN, VEOR target/arm: Implement MVE VADD, VSUB, VMUL target/arm: Implement MVE VMULH target/arm: Implement MVE VRMULH target/arm: Implement MVE VMAX, VMIN target/arm: Implement MVE VABD target/arm: Implement MVE VHADD, VHSUB target/arm: Implement MVE VMULL target/arm: Implement MVE VMLALDAV target/arm: Implement MVE VMLSLDAV target/arm: Implement MVE VRMLALDAVH, VRMLSLDAVH target/arm: Implement MVE VADD (scalar) target/arm: Implement MVE VSUB, VMUL (scalar) target/arm: Implement MVE VHADD, VHSUB (scalar) target/arm: Implement MVE VBRSR target/arm: Implement MVE VPST target/arm: Implement MVE VQADD and VQSUB target/arm: Implement MVE VQDMULH and VQRDMULH (scalar) target/arm: Implement MVE VQDMULL scalar target/arm: Implement MVE VQDMULH, VQRDMULH (vector) target/arm: Implement MVE VQADD, VQSUB (vector) target/arm: Implement MVE VQSHL (vector) target/arm: Implement MVE VQRSHL target/arm: Implement MVE VSHL insn target/arm: Implement MVE VRSHL target/arm: Implement MVE VQDMLADH and VQRDMLADH target/arm: Implement MVE VQDMLSDH and VQRDMLSDH target/arm: Implement MVE VQDMULL (vector) target/arm: Implement MVE VRHADD target/arm: Implement MVE VADC, VSBC target/arm: Implement MVE VCADD target/arm: Implement MVE VHCADD target/arm: Implement MVE VADDV target/arm: Make VMOV scalar <-> gpreg beatwise for MVE docs/system/arm/emulation.rst | 103 ++++ docs/system/arm/nrf.rst | 51 ++ docs/system/target-arm.rst | 7 + include/hw/acpi/ghes.h | 9 + include/tcg/tcg-op.h | 8 + include/tcg/tcg.h | 1 - target/arm/helper-mve.h | 357 +++++++++++++ target/arm/helper.h | 2 + target/arm/internals.h | 11 + target/arm/translate-a32.h | 3 + target/arm/translate.h | 10 + target/arm/m-nocp.decode | 24 + target/arm/mve.decode | 240 +++++++++ target/arm/vfp.decode | 14 - hw/acpi/ghes-stub.c | 22 + hw/acpi/ghes.c | 17 + target/arm/cpu64.c | 2 +- target/arm/kvm64.c | 6 +- target/arm/mte_helper.c | 82 +-- target/arm/mve_helper.c | 1160 +++++++++++++++++++++++++++++++++++++++++ target/arm/translate-m-nocp.c | 550 +++++++++++++++++++ target/arm/translate-mve.c | 759 +++++++++++++++++++++++++++ target/arm/translate-vfp.c | 741 +++++++------------------- tcg/tcg-op-gvec.c | 20 +- MAINTAINERS | 1 + hw/acpi/meson.build | 6 +- target/arm/meson.build | 1 + 27 files changed, 3578 insertions(+), 629 deletions(-) create mode 100644 docs/system/arm/emulation.rst create mode 100644 docs/system/arm/nrf.rst create mode 100644 target/arm/helper-mve.h create mode 100644 hw/acpi/ghes-stub.c create mode 100644 target/arm/mve_helper.c --- a/target/arm/mve_helper.c +++ b/target/arm/mve_helper.c @@ -1120,7 +1120,7 @@ DO_LDAV(vmlsldavxsw, 4, int32_t, true, +=, -=) acc = EVENACC(acc, TO128(n[H##ESIZE(e + 1 * XCHG)] * \ m[H##ESIZE(e)])); \ } \ - acc = int128_add(acc, 1 << 7); \ + acc = int128_add(acc, int128_make64(1 << 7)); \ } \ } \ mve_advance_vpt(env); \