[PULL,v3,42/42] target/riscv: Fix the RV64H decode comment

IronPort-SDR: 
 Bqk4oZEe8M8ok184uOt97z6r6ynpGIV9K9QVOM6gwI7kiFzBxjPth2GPjZxTo5MgifVUPUXuQ8
 nykTmyNNSIXJFFcLt3tKfHeMV77lr+tL/EsITcS8Q6vXemHpiyfEgbgZV3zv8POkyuFYVstXmr
 LC+etDe63HFor1PbBP1izDV4Qmc38hyGn6cJ62jH2NraNSgWqpgvAFxq6wht1jlJZdkS1qQ9aw
 3Tagaz719vXLM4sJTZQzrLzMjWY0UYGzyWbLdFsjuV/VbfFlzOxNrVRjjwP62ZbIHi7C1T7x4+
 eS0=
IronPort-SDR: 
 nQRTfTcM29Og3lgT6lBsEM3GGoLSIIuErIHQweNRPXniSYJTUyUWT5SxDBVuRhz95Xc+2PpAwD
 gRx0GCX/sPfBh09T0NLjgs5MjoyWQhHX9aWBo2U7uP8k8tXYHH/+zNfIoUwg3rW31ZOmgp2Kvo
 6TWFo9NcMD/tQKM8aKoRPk7NkU8ORXajGOasfTMlyIs2pBiWiRTK5x8FfPeRCnE24hG1c3uCme
 leaaib4GhzMyj/1UPKypGTOLQ+FWkXEdK9uCQxWXROPfQmXLv7UiNnSpP152uxDGPP7jInUJtj
 KAgsC7UBIYlzdYktzZ7w0wvD
IronPort-SDR: 
 zMKZSO+fHpfohjH/kuuvG3upQoSZMUE0mtUqQrP+A2zgJQAxWsQ7h2sDgrI8Y58fio/Iv6szkb
 Xv8Fr2qKOPrKtUFsBHuMzXqTB4T6CYrSekmO9qcrgF4/+P75RMwQLjJzHGXh3fNk6lazJuznGS
 Ioah6lctruNl37nGUooaN9yWCJ3C9KMqkyh5Q7n9v0gfgSnRdlKl4DlIl4PllEJ8dH3KowY5rP
 LBK836tMQPc+QMn3a8UcHZCKC4fD7mCOgrjFyHwMDU/TP0pkjf8GMEyeTt/qthy1JN5FEFu6t8
 GS8=
WDCIronportException: Internal
From: Alistair Francis <alistair.francis@wdc.com>
To: peter.maydell@linaro.org
Subject: [PULL v3 42/42] target/riscv: Fix the RV64H decode comment
Date: Tue, 11 May 2021 20:19:51 +1000
Message-Id: <20210511101951.165287-43-alistair.francis@wdc.com>
In-Reply-To: <20210511101951.165287-1-alistair.francis@wdc.com>
References: <20210511101951.165287-1-alistair.francis@wdc.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=216.71.153.144;
 envelope-from=prvs=7584e029c=alistair.francis@wdc.com;
 helo=esa5.hgst.iphmx.com
X-Spam_score_int: -27
X-Spam_score: -2.8
X-Spam_bar: --
X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_LOW=-0.7, SPF_HELO_PASS=-0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: alistair23@gmail.com, Richard Henderson <richard.henderson@linaro.org>,
 Alistair Francis <alistair.francis@wdc.com>, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org
Sender: "Qemu-devel"
 <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>

Message ID	20210511101951.165287-43-alistair.francis@wdc.com
State	New
Headers	show Return-Path: <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org> IronPort-SDR: Bqk4oZEe8M8ok184uOt97z6r6ynpGIV9K9QVOM6gwI7kiFzBxjPth2GPjZxTo5MgifVUPUXuQ8 nykTmyNNSIXJFFcLt3tKfHeMV77lr+tL/EsITcS8Q6vXemHpiyfEgbgZV3zv8POkyuFYVstXmr LC+etDe63HFor1PbBP1izDV4Qmc38hyGn6cJ62jH2NraNSgWqpgvAFxq6wht1jlJZdkS1qQ9aw 3Tagaz719vXLM4sJTZQzrLzMjWY0UYGzyWbLdFsjuV/VbfFlzOxNrVRjjwP62ZbIHi7C1T7x4+ eS0= IronPort-SDR: nQRTfTcM29Og3lgT6lBsEM3GGoLSIIuErIHQweNRPXniSYJTUyUWT5SxDBVuRhz95Xc+2PpAwD gRx0GCX/sPfBh09T0NLjgs5MjoyWQhHX9aWBo2U7uP8k8tXYHH/+zNfIoUwg3rW31ZOmgp2Kvo 6TWFo9NcMD/tQKM8aKoRPk7NkU8ORXajGOasfTMlyIs2pBiWiRTK5x8FfPeRCnE24hG1c3uCme leaaib4GhzMyj/1UPKypGTOLQ+FWkXEdK9uCQxWXROPfQmXLv7UiNnSpP152uxDGPP7jInUJtj KAgsC7UBIYlzdYktzZ7w0wvD IronPort-SDR: zMKZSO+fHpfohjH/kuuvG3upQoSZMUE0mtUqQrP+A2zgJQAxWsQ7h2sDgrI8Y58fio/Iv6szkb Xv8Fr2qKOPrKtUFsBHuMzXqTB4T6CYrSekmO9qcrgF4/+P75RMwQLjJzHGXh3fNk6lazJuznGS Ioah6lctruNl37nGUooaN9yWCJ3C9KMqkyh5Q7n9v0gfgSnRdlKl4DlIl4PllEJ8dH3KowY5rP LBK836tMQPc+QMn3a8UcHZCKC4fD7mCOgrjFyHwMDU/TP0pkjf8GMEyeTt/qthy1JN5FEFu6t8 GS8= WDCIronportException: Internal From: Alistair Francis <alistair.francis@wdc.com> To: peter.maydell@linaro.org Subject: [PULL v3 42/42] target/riscv: Fix the RV64H decode comment Date: Tue, 11 May 2021 20:19:51 +1000 Message-Id: <20210511101951.165287-43-alistair.francis@wdc.com> In-Reply-To: <20210511101951.165287-1-alistair.francis@wdc.com> References: <20210511101951.165287-1-alistair.francis@wdc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=216.71.153.144; envelope-from=prvs=7584e029c=alistair.francis@wdc.com; helo=esa5.hgst.iphmx.com X-Spam_score_int: -27 X-Spam_score: -2.8 X-Spam_bar: -- X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Cc: alistair23@gmail.com, Richard Henderson <richard.henderson@linaro.org>, Alistair Francis <alistair.francis@wdc.com>, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>
Series	[PULL,v3,01/42] target/riscv: Remove privilege v1.9 specific CSR related code \| expand [PULL,v3,01/42] target/riscv: Remove privilege v1.9 specific CSR related code [PULL,v3,02/42] docs/system/generic-loader.rst: Fix style [PULL,v3,03/42] target/riscv: Align the data type of reset vector address [PULL,v3,04/42] hw/riscv: sifive_e: Add 'const' to sifive_e_memmap[] [PULL,v3,05/42] target/riscv: Add Shakti C class CPU [PULL,v3,06/42] riscv: Add initial support for Shakti C machine [PULL,v3,07/42] hw/char: Add Shakti UART emulation [PULL,v3,08/42] hw/riscv: Connect Shakti UART to Shakti platform [PULL,v3,09/42] target/riscv: Convert the RISC-V exceptions to an enum [PULL,v3,10/42] target/riscv: Use the RISCVException enum for CSR predicates [PULL,v3,11/42] target/riscv: Fix 32-bit HS mode access permissions [PULL,v3,12/42] target/riscv: Use the RISCVException enum for CSR operations [PULL,v3,13/42] target/riscv: Use RISCVException enum for CSR access [PULL,v3,14/42] MAINTAINERS: Update the RISC-V CPU Maintainers [PULL,v3,15/42] hw/opentitan: Update the interrupt layout [PULL,v3,16/42] hw/riscv: Enable VIRTIO_VGA for RISC-V virt machine [PULL,v3,17/42] riscv: don't look at SUM when accessing memory from a debugger context [PULL,v3,18/42] target/riscv: Fixup saturate subtract function [PULL,v3,19/42] docs: Add documentation for shakti_c machine [PULL,v3,20/42] target/riscv: Fix the PMP is locked check when using TOR [PULL,v3,21/42] target/riscv: Define ePMP mseccfg [PULL,v3,22/42] target/riscv: Add the ePMP feature [PULL,v3,23/42] target/riscv: Add ePMP CSR access functions [PULL,v3,24/42] target/riscv: Implementation of enhanced PMP (ePMP) [PULL,v3,25/42] target/riscv: Add a config option for ePMP [PULL,v3,26/42] target/riscv/pmp: Remove outdated comment [PULL,v3,27/42] target/riscv: Add ePMP support for the Ibex CPU [PULL,v3,28/42] target/riscv: fix vrgather macro index variable type bug [PULL,v3,29/42] target/riscv: fix exception index on instruction access fault [PULL,v3,30/42] hw/riscv: Fix OT IBEX reset vector [PULL,v3,31/42] fpu/softfloat: set invalid excp flag for RISC-V muladd instructions [PULL,v3,32/42] target/riscv: fix a typo with interrupt names [PULL,v3,33/42] target/riscv: Remove the hardcoded RVXLEN macro [PULL,v3,34/42] target/riscv: Remove the hardcoded SSTATUS_SD macro [PULL,v3,35/42] target/riscv: Remove the hardcoded HGATP_MODE macro [PULL,v3,36/42] target/riscv: Remove the hardcoded MSTATUS_SD macro [PULL,v3,37/42] target/riscv: Remove the hardcoded SATP_MODE macro [PULL,v3,38/42] target/riscv: Remove the unused HSTATUS_WPRI macro [PULL,v3,39/42] target/riscv: Remove an unused CASE_OP_32_64 macro [PULL,v3,40/42] target/riscv: Consolidate RV32/64 32-bit instructions [PULL,v3,41/42] target/riscv: Consolidate RV32/64 16-bit instructions [PULL,v3,42/42] target/riscv: Fix the RV64H decode comment

[PULL,v3,42/42] target/riscv: Fix the RV64H decode comment

Commit Message

Patch