Show patches with: Submitter = Bin Meng       |    State = Action Required       |    Archived = No       |   656 patches
« 1 2 ... 4 5 6 7 »
Patch Series A/F/R/T S/W/F Date Submitter Delegate State
riscv: Change the default behavior if no -bios option is specified riscv: Change the default behavior if no -bios option is specified - - 1 - --- 2020-05-01 Bin Meng New
roms: opensbi: Upgrade from v0.6 to v0.7 roms: opensbi: Upgrade from v0.6 to v0.7 - - 1 - --- 2020-04-20 Bin Meng New
hw/riscv: Generate correct "mmu-type" for 32-bit machines hw/riscv: Generate correct "mmu-type" for 32-bit machines - - 1 - --- 2020-03-07 Bin Meng New
[v2,4/4] gitlab-ci.yml: Add jobs to build OpenSBI firmware binaries riscv: Upgrade OpenSBI to v0.6 and add 32-bit sifive_u bios image 1 - - - --- 2020-02-24 Bin Meng New
[v2,3/4] riscv: sifive_u: Update BIOS_FILENAME for 32-bit riscv: Upgrade OpenSBI to v0.6 and add 32-bit sifive_u bios image - - 1 - --- 2020-02-24 Bin Meng New
[v2,2/4] roms: opensbi: Add 32-bit firmware image for sifive_u machine riscv: Upgrade OpenSBI to v0.6 and add 32-bit sifive_u bios image - - 1 - --- 2020-02-24 Bin Meng New
[v2,1/4] roms: opensbi: Upgrade from v0.5 to v0.6 riscv: Upgrade OpenSBI to v0.6 and add 32-bit sifive_u bios image - - 1 - --- 2020-02-24 Bin Meng New
[v2] riscv: sifive_u: Add a "serial" property for board serial number [v2] riscv: sifive_u: Add a "serial" property for board serial number - - 1 - --- 2020-02-16 Bin Meng New
riscv: virt: Allow PCI address 0 riscv: virt: Allow PCI address 0 - - 1 - --- 2019-11-22 Bin Meng New
[v2,2/2] riscv: sifive_u: Add ethernet0 to the aliases node [v2,1/2] riscv: hw: Drop "clock-frequency" property of cpu nodes - - 2 - --- 2019-09-21 Bin Meng New
[v2,1/2] riscv: hw: Drop "clock-frequency" property of cpu nodes [v2,1/2] riscv: hw: Drop "clock-frequency" property of cpu nodes - - 1 - --- 2019-09-21 Bin Meng New
riscv: Skip checking CSR privilege level in debugger mode riscv: Skip checking CSR privilege level in debugger mode - - 1 - --- 2019-09-20 Bin Meng New
[v8,32/32] riscv: sifive_u: Update model and compatible strings in device tree riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,31/32] riscv: sifive_u: Remove handcrafted clock nodes for UART and ethernet riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,30/32] riscv: sifive_u: Fix broken GEM support riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,29/32] riscv: sifive_u: Instantiate OTP memory with a serial number riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,28/32] riscv: sifive: Implement a model for SiFive FU540 OTP riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,27/32] riscv: roms: Update default bios for sifive_u machine riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,26/32] riscv: sifive_u: Change UART node name in device tree riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,25/32] riscv: sifive_u: Update UART base addresses and IRQs riscv: sifive_u: Improve the emulation fidelity of sifive_u machine 1 - 2 - --- 2019-09-06 Bin Meng New
[v8,24/32] riscv: sifive_u: Reference PRCI clocks in UART and ethernet nodes riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,23/32] riscv: sifive_u: Add PRCI block to the SoC riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,22/32] riscv: sifive_u: Generate hfclk and rtcclk nodes riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,21/32] riscv: sifive: Implement PRCI model for FU540 riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 2 - --- 2019-09-06 Bin Meng New
[v8,20/32] riscv: sifive_u: Update PLIC hart topology configuration string riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,19/32] riscv: sifive_u: Update hart configuration to reflect the real FU540 SoC riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,18/32] riscv: sifive_u: Set the minimum number of cpus to 2 riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,17/32] riscv: hart: Add a "hartid-base" property to RISC-V hart array riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,16/32] riscv: hart: Extract hart realize to a separate routine riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,15/32] riscv: Add a sifive_cpu.h to include both E and U cpu type defines riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 2 - --- 2019-09-06 Bin Meng New
[v8,14/32] riscv: sifive_e: Drop sifive_mmio_emulate() riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,13/32] riscv: sifive_e: prci: Update the PRCI register block size riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 2 - --- 2019-09-06 Bin Meng New
[v8,12/32] riscv: sifive_e: prci: Fix a typo of hfxosccfg register programming riscv: sifive_u: Improve the emulation fidelity of sifive_u machine 1 - 2 - --- 2019-09-06 Bin Meng New
[v8,11/32] riscv: sifive: Rename sifive_prci.{c, h} to sifive_e_prci.{c, h} riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 2 - --- 2019-09-06 Bin Meng New
[v8,10/32] riscv: sifive_u: Remove the unnecessary include of prci header riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,08/32] riscv: hw: Remove the unnecessary include of target/riscv/cpu.h riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,07/32] riscv: hw: Change to use qemu_log_mask(LOG_GUEST_ERROR, ...) instead riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,06/32] riscv: hw: Change create_fdt() to return void riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 3 - --- 2019-09-06 Bin Meng New
[v8,05/32] riscv: hw: Remove not needed PLIC properties in device tree riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 2 - --- 2019-09-06 Bin Meng New
[v8,04/32] riscv: hw: Use qemu_fdt_setprop_cell() for property with only 1 cell riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,03/32] riscv: hw: Remove superfluous "linux, phandle" property riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,02/32] riscv: sifive_test: Add reset functionality riscv: sifive_u: Improve the emulation fidelity of sifive_u machine - - 1 - --- 2019-09-06 Bin Meng New
[v8,01/32] riscv: hw: Remove duplicated "hw/hw.h" inclusion [v8,01/32] riscv: hw: Remove duplicated "hw/hw.h" inclusion - 1 1 - --- 2019-09-06 Bin Meng New
[v2] riscv: sifive_test: Add reset functionality [v2] riscv: sifive_test: Add reset functionality - - 1 - --- 2019-09-05 Bin Meng New
[2/2] riscv: Resolve full path of the given bios image riscv: Fix "-L" not working for bios image search path - - 1 - --- 2019-08-16 Bin Meng New
[1/2] riscv: Add a helper routine for finding firmware riscv: Fix "-L" not working for bios image search path - - - - --- 2019-08-16 Bin Meng New
[v4] riscv: hmp: Add a command to show virtual memory mappings [v4] riscv: hmp: Add a command to show virtual memory mappings 1 - 1 - --- 2019-08-14 Bin Meng New
[v3] hw: net: cadence_gem: Fix build errors in DB_PRINT() [v3] hw: net: cadence_gem: Fix build errors in DB_PRINT() - - 1 - --- 2019-08-09 Bin Meng New
[v2] riscv: rv32: Root page table address can be larger than 32-bit [v2] riscv: rv32: Root page table address can be larger than 32-bit - - 1 - --- 2019-08-08 Bin Meng New
[FOR,4.1] riscv: roms: Fix make rules for building sifive_u bios [FOR,4.1] riscv: roms: Fix make rules for building sifive_u bios - - 2 - --- 2019-08-03 Bin Meng New
riscv: sifive_e: Correct various SoC IP block sizes riscv: sifive_e: Correct various SoC IP block sizes - - 1 - --- 2019-08-03 Bin Meng New
riscv: sifive_test: Add reset functionality riscv: sifive_test: Add reset functionality - - 1 - --- 2019-06-14 Bin Meng New
riscv: virt: Correct pci "bus-range" encoding riscv: virt: Correct pci "bus-range" encoding - - 1 - --- 2019-05-29 Bin Meng New
[2/2] riscv: sifive_u: Update the plic hartconfig to support multicore Untitled series #108442 - - 1 - --- 2019-05-17 Bin Meng New
[2/2] riscv: sifive_u: Correct UART0's IRQ in the device tree [1/2] riscv: sifive_uart: Generate TX interrupt - - 1 - --- 2019-03-17 Bin Meng New
[1/2] riscv: sifive_uart: Generate TX interrupt [1/2] riscv: sifive_uart: Generate TX interrupt - - 1 - --- 2019-03-17 Bin Meng New
« 1 2 ... 4 5 6 7 »