Show patches with: Series = target/riscv: Initial support for native debug feature via M-mode CSRs       |   7 patches
Patch Series A/F/R/T S/W/F Date Submitter Delegate State
[v2,7/7] hw/core: tcg-cpu-ops.h: Update comments of debug_check_watchpoint() target/riscv: Initial support for native debug feature via M-mode CSRs - - 2 - --- 2021-10-30 Bin Meng Superseded
[v2,6/7] target/riscv: cpu: Enable native debug feature on virt and sifive_u CPUs target/riscv: Initial support for native debug feature via M-mode CSRs - - - - --- 2021-10-30 Bin Meng Superseded
[v2,5/7] target/riscv: csr: Hook debug CSR read/write target/riscv: Initial support for native debug feature via M-mode CSRs - - - - --- 2021-10-30 Bin Meng Superseded
[v2,4/7] target/riscv: cpu: Add a config option for native debug target/riscv: Initial support for native debug feature via M-mode CSRs - - 1 - --- 2021-10-30 Bin Meng Superseded
[v2,3/7] target/riscv: debug: Implement debug related TCGCPUOps target/riscv: Initial support for native debug feature via M-mode CSRs - - 1 - --- 2021-10-30 Bin Meng Superseded
[v2,2/7] target/riscv: machine: Add debug state description target/riscv: Initial support for native debug feature via M-mode CSRs - - 1 - --- 2021-10-30 Bin Meng Superseded
[v2,1/7] target/riscv: Add initial support for native debug target/riscv: Initial support for native debug feature via M-mode CSRs - - - - --- 2021-10-30 Bin Meng Superseded