| Message ID | 20200724023036.354310-3-joel@jms.id.au |
|---|---|
| State | Accepted, archived |
| Headers | show |
| Series | fsi: aspeed: CFAM reset support | expand |
On Fri, 24 Jul 2020, at 12:00, Joel Stanley wrote: > The GPIO on Q0 is used for resetting the CFAM of the processor that the > ASPEED master is connected to. > > The signal is wired as active high on the first pass systems. > > Signed-off-by: Joel Stanley <joel@jms.id.au> Reviewed-by: Andrew Jeffery <andrew@aj.id.au>
diff --git a/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts b/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts index 0b5c6cc1c66a..18e0b22d5e48 100644 --- a/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts +++ b/arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts @@ -126,6 +126,12 @@ #address-cells = <2>; #size-cells = <0>; + /* + * CFAM Reset is supposed to be active low but pass1 hardware is wired + * active high. + */ + cfam-reset-gpios = <&gpio0 ASPEED_GPIO(Q, 0) GPIO_ACTIVE_HIGH>; + cfam@0,0 { reg = <0 0>; #address-cells = <1>;
The GPIO on Q0 is used for resetting the CFAM of the processor that the ASPEED master is connected to. The signal is wired as active high on the first pass systems. Signed-off-by: Joel Stanley <joel@jms.id.au> --- v2: Fix polarity --- arch/arm/boot/dts/aspeed-bmc-ibm-rainier.dts | 6 ++++++ 1 file changed, 6 insertions(+)