From patchwork Tue Jan 27 05:03:57 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Prathamesh Shete X-Patchwork-Id: 2189305 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256 header.s=selector2 header.b=XRg3Fh4v; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org; envelope-from=linux-tegra+bounces-11635-incoming=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4f0YH45fsSz1xsp for ; Tue, 27 Jan 2026 16:04:32 +1100 (AEDT) Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1]) by sea.lore.kernel.org (Postfix) with ESMTP id 4D8E5301AB89 for ; Tue, 27 Jan 2026 05:04:27 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 221D832863B; Tue, 27 Jan 2026 05:04:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="XRg3Fh4v" X-Original-To: linux-tegra@vger.kernel.org Received: from DM5PR21CU001.outbound.protection.outlook.com (mail-centralusazon11011002.outbound.protection.outlook.com [52.101.62.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7D9A232692A; Tue, 27 Jan 2026 05:04:25 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=52.101.62.2 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769490266; cv=fail; b=JJwGAF/BBx/MhaD/nWU2P49aCc7a299UhN2cK6o7IpWbwpgMN+fQ5AKHqhZLRaxaPLWhw5D6nhdrtETcAdu8WJhvnV21x4I9EZMnZJw8xfO9JzamOP/7lOUIXNC6DrRifwbotb41PpyfCQ6AK97+SC0oV7GQ01azEKpDJQi+jPI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1769490266; c=relaxed/simple; bh=JxEBGfjiX9MK5qnjl6K7d5Fi4P0RPk0cU6W+5Im0+PQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jJXp0JaiePfljgkVs0oFEmEUYocu8LQXpe1wfANLKeM/Bm0CdMzBjF2JXFG3a9HV3oFJTSz/XTyxUQYa55NlvDsA5+yU8O1iMlutsbJ9yd2eDnBMdsVbAKwAIYtHhIduOFTKjHlc82Fd+L3fmaIY3cJcQjMXNtcDHSUeTu8He/k= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=XRg3Fh4v; arc=fail smtp.client-ip=52.101.62.2 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=O/8/uuj55bHm1CU3LKdHGiNtfZyWl/xL4FF99R6mA1uRuyjKuODWaXauE1N3GrFyfq71jDBg43drNYDodFVE4SIH4Mycv6hXFZPNN4W6W7L+VSOU0woMVHFsEjaAU2NbzKDDpbq4m8CXPPenQ1S0s+XnJGInLnT9BMmry83LDZ0ZBYj8+D4CLJIuTLDA5Kkd4X/G+f/E3yqTagsGbnW7jWHsOoyxa32mp6cFd2Fo1fQehqXhBKptyn16wUP7slleaQV7oUXFbCTrTeEgFYujzfP6A1dEPb9UeyUsZfCVq3G+eM3esbJM44l9VwbReqMofC/sqvS6qKSlBk+vzE7DFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rFtQZcf3ocvWMkwn4FmtohU3EiCaY5i2nrDP98D7cc0=; b=ShyzS807u9Hrh4aH/rc0GIZoWWdrcWhzIYAMYAH7T629f1dFz6X05W8Gcne185D2x6feFKfrEe0zOBOd1otAbAAS8Oog6hBGdaIlL7hufy4x37KIh38KAfWaK7azEChgAQWhHOYugQxfKgdCToUEWbDOYDMj4DWCMO333iUPUfZekYw8prVjUGWqqHHF6oBaJO2qqNLkSoc4rP07X9L/wiykuVrrrzq52g+fL91IsxBxAeSbRn7NPtDc/a0lYjOwDGzNOAmzKW7H5drioHTmEd1Mjbjrac8GesfohamuuASdfCWB26C51+5jz+ELJdaxAm+FFuNVjccC80Ta2atDJg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rFtQZcf3ocvWMkwn4FmtohU3EiCaY5i2nrDP98D7cc0=; b=XRg3Fh4vlJfgriBwNXPP5W42gZNg0rpJf0VNwxtF2MP0Lh7Ew73vGTWjIrhPU0uzzNSgtdyhpbzpxO0P4HzciIoGGI/fNDb0LPQl1cCxdv5yY86DOOKL6nqF5Okf3obkiMSkK7Z21ZrJ7LwGUN1zBMFLGBIkUSFEbRm0gpxGV1TaQ+VWChwAA+bYk2sNJSEBNz+r7oUVcKWT84LpDUgD6oXiBYxs/OBGYGseDE6u8I8VAav9Eauoyr/uVERn91VpP4fWPWTQ2f96PfNpxUee3wMxIYsV6BSMXp9dP/+Mwe/oiwHadkXy7VPznw2syv6Qk5LKUVb4p8CZaCqtEVnZPw== Received: from CH5P223CA0004.NAMP223.PROD.OUTLOOK.COM (2603:10b6:610:1f3::24) by SA0PR12MB7076.namprd12.prod.outlook.com (2603:10b6:806:2d5::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9542.15; Tue, 27 Jan 2026 05:04:21 +0000 Received: from DS3PEPF0000C37D.namprd04.prod.outlook.com (2603:10b6:610:1f3:cafe::e7) by CH5P223CA0004.outlook.office365.com (2603:10b6:610:1f3::24) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9564.7 via Frontend Transport; Tue, 27 Jan 2026 05:04:21 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DS3PEPF0000C37D.mail.protection.outlook.com (10.167.23.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9564.3 via Frontend Transport; Tue, 27 Jan 2026 05:04:20 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 26 Jan 2026 21:04:11 -0800 Received: from localhost (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Mon, 26 Jan 2026 21:04:11 -0800 From: Prathamesh Shete To: , , , , , , , , , , CC: Subject: [PATCH v4 2/3] gpio: tegra186: Add support for Tegra264 Date: Tue, 27 Jan 2026 05:03:57 +0000 Message-ID: <20260127050358.1136279-2-pshete@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20260127050358.1136279-1-pshete@nvidia.com> References: <20260127050358.1136279-1-pshete@nvidia.com> Precedence: bulk X-Mailing-List: linux-tegra@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS3PEPF0000C37D:EE_|SA0PR12MB7076:EE_ X-MS-Office365-Filtering-Correlation-Id: 5f8c0f2c-6d69-43f3-e146-08de5d618824 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|36860700013|1800799024|7416014|376014|82310400026|921020; X-Microsoft-Antispam-Message-Info: =?utf-8?q?ddjFbqboCr60DaXdklfFb5ScwqWXe9m?= =?utf-8?q?+XgBStHvyqZa2qRwkOT9uYiwTLg9UeeqLVLoE5raf906c0bpol4ABjEyVp/OZ0Cc4?= =?utf-8?q?a9IwGN2mVSh0iNVGV8krRFLqpLCvSYtTl9Ci/uCEd1dL4fT1KbvLyFH0obTAF6JmR?= =?utf-8?q?loiBvq+OzUeVVgPcHWaHeWmM0FcNcOqgXFLm3Ha2QQYwcektLJoLVBclHYyokjBIb?= =?utf-8?q?kS3ssfkzt64DTlGqwcER9X9hNCmgBAJJTQk9xuhu7MqKTFUPswXJde/Xdvb3ht2pg?= =?utf-8?q?eWIaG82RArKWuqDGf6ZzLL0BGF9hh6XUozaDoLZ72NPTe52iww3R5wEvrHN+G8049?= =?utf-8?q?K+jVoab45GEqZtNF1F/bLaL7FOwtJEslyczxHXq1SMQ4Pa2EVKZkSuPpWqhQMwIaX?= =?utf-8?q?Pjs3e7G/kmCwgHc7llIQyBQG/6qiTpLxpgx2pMR+dbB8/3qJfJoOQYAy10b7Yj7jc?= =?utf-8?q?nZ6BA568OLSyZXnA0yzQC1GGWTzuTLHLmeIJ21C0/ZMIwSLWWqRkp1vXIGx3fmzG2?= =?utf-8?q?rDoxjy6pI7n9V3mKIItyH9cMhIrM/m5KfFr95xznu/Uo40inabCjoI7O4dFXz3Vqa?= =?utf-8?q?wwCtgLpC9hX5vh0glLqW73/GFGTsb7agfzog9H6Qdgzz7NO0sYjMFqVKRslhJuxEs?= =?utf-8?q?QMAx4OnxhTPRBuPVACeuJc+mzkCW1eFA6cn62bfNMiqgbkaUw9KySeaUJvU6MUA9o?= =?utf-8?q?si8jJ1GLte4DoQaXobXdk5Si5FuJSHNwmI/KyYnrV0cXDHcZmZALnSzDACIyA05lp?= =?utf-8?q?kAqFBkkB25xlIKsIjorBlMoOjhUL6vdrJfnxrjWPrSXexEmH7gjLz69I0RkYEHh5r?= =?utf-8?q?eciT1y4G8lYBk2BAnAYqUUci9SR6hjiIia73hm6amQVLbP6atmc8l4G6hqww8CsBp?= =?utf-8?q?PgWp/Y8OnPGVhUz/pj+Pe6EGxwEcG19KBrXMAIsjxIKKINQTMp/ILZjWVZWhoeKLZ?= =?utf-8?q?4Or0t885gYSDiBam3i297sdbyoAAJ11XKtXffUMsMEDhmePs3PXH7o6cJVyAjXpUN?= =?utf-8?q?dd2MkdHlDicsXI6HANN3giyzXrovoGgLNIivfhcu8aDjoFun6+yrV/HTAWkHo5yJ5?= =?utf-8?q?brI/JWMzHQe95gmNhNIXOvqzwPSwN93cNbkxUGDTFFG49CRHS1OMsYdtXh94/hM/i?= =?utf-8?q?05qvsz5xGEUsRIoQ4e4qlCzCCn2XjkxUGJ+KBoFtKMgvwabfNpCIeTTr2bNAZyypC?= =?utf-8?q?6VNf+M5dr7gR77re+ufhh9LbaBmO6XqS5GwbQWGSA17wIL3wM1ymE4F/W49E47X3+?= =?utf-8?q?jzcStLMNJaWXHGrkqicpTvg6GGfKL2P59hwmmwRztMXdZjkI4leecduvZxr4qV3Yp?= =?utf-8?q?Lt3i4XSdT3RiC9BojEebDuyyn3c8F1C8gQfxmBbu7ydkgWgXmIjsPf1N+efUUGOxI?= =?utf-8?q?yfU53PJRSGTKeK4X7cxCKykbmV4MR3hZhgYfK5/Skf26nMECt7TwvYl4P8AfCXZcH?= =?utf-8?q?IgF1G6k/0+ZWp6vM6TjJMMIyyd/7klKys3Kj0yl9g3zILpL4Ru57PcPWX/oXJJNt9?= =?utf-8?q?ZM69/xi9KFZd7F0A+Z4n95EFWUlWmVPhwWy/IPwERQpWe3iIyYLgIQl0H3a7qE5fD?= =?utf-8?q?tgYnZRGkYQyDKRw+8hVXlP/HnDlzbd7QtDfr45VCKVJC0jWp/ko=3D?= X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(7416014)(376014)(82310400026)(921020);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Jan 2026 05:04:20.9431 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5f8c0f2c-6d69-43f3-e146-08de5d618824 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS3PEPF0000C37D.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA0PR12MB7076 Extend the existing Tegra186 GPIO controller driver with support for the GPIO controller found on Tegra264. Use the "wakeup-parent" phandle from the GPIO device tree node to ensure the GPIO driver associates with the intended PMC device. Relying only on compatible-based lookup can select an unexpected PMC node, so fall back to compatible-based lookup when the phandle is not present. Signed-off-by: Prathamesh Shete Reviewed-by: Jon Hunter Acked-by: Thierry Reding --- Changes in v2: * Use “wakeup-parent” instead of "nvidia,pmc" and include the renamed header. --- drivers/gpio/gpio-tegra186.c | 90 +++++++++++++++++++++++++++++++++++- 1 file changed, 88 insertions(+), 2 deletions(-) diff --git a/drivers/gpio/gpio-tegra186.c b/drivers/gpio/gpio-tegra186.c index b1498b59a921..9c874f07be75 100644 --- a/drivers/gpio/gpio-tegra186.c +++ b/drivers/gpio/gpio-tegra186.c @@ -1,6 +1,6 @@ // SPDX-License-Identifier: GPL-2.0-only /* - * Copyright (c) 2016-2025 NVIDIA Corporation + * Copyright (c) 2016-2026 NVIDIA Corporation * * Author: Thierry Reding * Dipen Patel @@ -21,6 +21,7 @@ #include #include #include +#include /* security registers */ #define TEGRA186_GPIO_CTL_SCR 0x0c @@ -1001,7 +1002,9 @@ static int tegra186_gpio_probe(struct platform_device *pdev) if (gpio->soc->num_irqs_per_bank > 1) tegra186_gpio_init_route_mapping(gpio); - np = of_find_matching_node(NULL, tegra186_pmc_of_match); + np = of_parse_phandle(pdev->dev.of_node, "wakeup-parent", 0); + if (!np) + np = of_find_matching_node(NULL, tegra186_pmc_of_match); if (np) { if (of_device_is_available(np)) { irq->parent_domain = irq_find_host(np); @@ -1277,6 +1280,80 @@ static const struct tegra_gpio_soc tegra241_aon_soc = { .has_vm_support = false, }; +#define TEGRA264_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \ + TEGRA_GPIO_PORT(TEGRA264_MAIN, _name, _bank, _port, _pins) + +static const struct tegra_gpio_port tegra264_main_ports[] = { + TEGRA264_MAIN_GPIO_PORT(F, 3, 0, 8), + TEGRA264_MAIN_GPIO_PORT(G, 3, 1, 5), + TEGRA264_MAIN_GPIO_PORT(H, 1, 0, 8), + TEGRA264_MAIN_GPIO_PORT(J, 1, 1, 8), + TEGRA264_MAIN_GPIO_PORT(K, 1, 2, 8), + TEGRA264_MAIN_GPIO_PORT(L, 1, 3, 8), + TEGRA264_MAIN_GPIO_PORT(M, 1, 4, 6), + TEGRA264_MAIN_GPIO_PORT(P, 2, 0, 8), + TEGRA264_MAIN_GPIO_PORT(Q, 2, 1, 8), + TEGRA264_MAIN_GPIO_PORT(R, 2, 2, 8), + TEGRA264_MAIN_GPIO_PORT(S, 2, 3, 2), + TEGRA264_MAIN_GPIO_PORT(T, 0, 0, 7), + TEGRA264_MAIN_GPIO_PORT(U, 0, 1, 8), + TEGRA264_MAIN_GPIO_PORT(V, 0, 2, 8), + TEGRA264_MAIN_GPIO_PORT(W, 0, 3, 8), + TEGRA264_MAIN_GPIO_PORT(X, 0, 7, 6), + TEGRA264_MAIN_GPIO_PORT(Y, 0, 5, 8), + TEGRA264_MAIN_GPIO_PORT(Z, 0, 6, 8), + TEGRA264_MAIN_GPIO_PORT(AL, 0, 4, 3), +}; + +static const struct tegra_gpio_soc tegra264_main_soc = { + .num_ports = ARRAY_SIZE(tegra264_main_ports), + .ports = tegra264_main_ports, + .name = "tegra264-gpio", + .instance = 0, + .num_irqs_per_bank = 8, + .has_vm_support = true, +}; + +#define TEGRA264_AON_GPIO_PORT(_name, _bank, _port, _pins) \ + TEGRA_GPIO_PORT(TEGRA264_AON, _name, _bank, _port, _pins) + +static const struct tegra_gpio_port tegra264_aon_ports[] = { + TEGRA264_AON_GPIO_PORT(AA, 0, 0, 8), + TEGRA264_AON_GPIO_PORT(BB, 0, 1, 2), + TEGRA264_AON_GPIO_PORT(CC, 0, 2, 8), + TEGRA264_AON_GPIO_PORT(DD, 0, 3, 8), + TEGRA264_AON_GPIO_PORT(EE, 0, 4, 4) +}; + +static const struct tegra_gpio_soc tegra264_aon_soc = { + .num_ports = ARRAY_SIZE(tegra264_aon_ports), + .ports = tegra264_aon_ports, + .name = "tegra264-gpio-aon", + .instance = 1, + .num_irqs_per_bank = 8, + .has_vm_support = true, +}; + +#define TEGRA264_UPHY_GPIO_PORT(_name, _bank, _port, _pins) \ + TEGRA_GPIO_PORT(TEGRA264_UPHY, _name, _bank, _port, _pins) + +static const struct tegra_gpio_port tegra264_uphy_ports[] = { + TEGRA264_UPHY_GPIO_PORT(A, 0, 0, 6), + TEGRA264_UPHY_GPIO_PORT(B, 0, 1, 8), + TEGRA264_UPHY_GPIO_PORT(C, 0, 2, 3), + TEGRA264_UPHY_GPIO_PORT(D, 1, 0, 8), + TEGRA264_UPHY_GPIO_PORT(E, 1, 1, 4), +}; + +static const struct tegra_gpio_soc tegra264_uphy_soc = { + .num_ports = ARRAY_SIZE(tegra264_uphy_ports), + .ports = tegra264_uphy_ports, + .name = "tegra264-gpio-uphy", + .instance = 2, + .num_irqs_per_bank = 8, + .has_vm_support = true, +}; + #define TEGRA256_MAIN_GPIO_PORT(_name, _bank, _port, _pins) \ TEGRA_GPIO_PORT(TEGRA256_MAIN, _name, _bank, _port, _pins) @@ -1368,6 +1445,15 @@ static const struct of_device_id tegra186_gpio_of_match[] = { }, { .compatible = "nvidia,tegra256-gpio", .data = &tegra256_main_soc + }, { + .compatible = "nvidia,tegra264-gpio", + .data = &tegra264_main_soc + }, { + .compatible = "nvidia,tegra264-gpio-aon", + .data = &tegra264_aon_soc + }, { + .compatible = "nvidia,tegra264-gpio-uphy", + .data = &tegra264_uphy_soc }, { /* sentinel */ }