From patchwork Sun Aug 12 18:46:26 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sam Ravnborg X-Patchwork-Id: 956712 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-pwm-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=none (p=none dis=none) header.from=ravnborg.org Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="f+yGuqOC"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 41pW012H04z9sBZ for ; Mon, 13 Aug 2018 06:38:09 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727946AbeHLVZt (ORCPT ); Sun, 12 Aug 2018 17:25:49 -0400 Received: from mail-ed1-f68.google.com ([209.85.208.68]:35103 "EHLO mail-ed1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727822AbeHLVZt (ORCPT ); Sun, 12 Aug 2018 17:25:49 -0400 Received: by mail-ed1-f68.google.com with SMTP id e6-v6so7187002edr.2; Sun, 12 Aug 2018 11:46:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references; bh=RqRVTXt1cDstdSEWoxSz0kecG5w0ff804utUEnQaZrU=; b=f+yGuqOCNO9yEtglBZh0bo0625YFPMPNC/ZJ1usmskfA+o/UIUJnGF4HlDRWa5JPgf Mm1SDjRDF40089MNFgP4bgB/XemhkVGQ5KVFNuzf/UegJK052jadPm2u6Ms3W3VZ0Xhe yhqac5BDeunQPYFIp7SD3ra/JkYWe0dW+kcOpb4vJb1iVqIJKAQUO7qSHEqZOZfpv4ox Z0Tzcdy6XisCbCitmgam93MovzkKIacCrVIUeBWEQF51xnV8KUyfpBPNbyloyfZcIKsD vFPPZxudzga8o9bYslyr2sf0q7BdZS42E+FjtQKxHtVEZzTymJlb48mtcRaFbqmiuWOa EcQQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references; bh=RqRVTXt1cDstdSEWoxSz0kecG5w0ff804utUEnQaZrU=; b=ApfAdEKfXTEgnfT4HHmNSPISaWIV04L7OwYoSGwq9RGfHA/NPPP4u9uVT+lsqqpcXn pOtJq8oKL9rudkOCNNTwtn26PfHpikBZRxShYZytT0/ZHJfCe+vyWlXLUNSTfNyygt5+ ZDxYTU1tuLFAO95yjYzz5C0NMQhG5rUMeFvSPoGALlVmS1nj8V5kmTV53QtwM96j76Vj upbEymuMR9ocn1NAg4f+WXTa85pME2L6MVZjLEcngG4NeGeLVBBXzvTTPw0L3PTNsmZc +YeZvx2LcVikQRhmG4Eos1TA3OrJypCcciAu1IBXt/gHeaO2scfbXhjKjuiGC+yJPkmf 2o0g== X-Gm-Message-State: AOUpUlEF5JWmmLTfKsT/fwVIpO8Ib99s/ZfKPtaFAU+0ctKB44WQQ1eU 2YmL4K9E+LjfPY1gAUysBlQ= X-Google-Smtp-Source: AA+uWPzxO5eCzZaifM+6uxLiqz5UvnrUO5q9GMpqRWd6XB30nU7JmK4S4BAbjjllXm9XzX/Xg8EACw== X-Received: by 2002:a50:93a6:: with SMTP id o35-v6mr19265915eda.300.1534099612358; Sun, 12 Aug 2018 11:46:52 -0700 (PDT) Received: from jupiter.lan (126.158-248-196.customer.lyse.net. [158.248.196.126]) by smtp.gmail.com with ESMTPSA id g14-v6sm5897941edm.25.2018.08.12.11.46.51 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 12 Aug 2018 11:46:51 -0700 (PDT) From: Sam Ravnborg To: Boris Brezillon , Rob Herring , Mark Rutland , Lee Jones , Nicolas Ferre , Alexandre Belloni Cc: Sam Ravnborg , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-pwm@vger.kernel.org, Thierry Reding , Boris Brezillon Subject: [PATCH v1 4/7] dt-bindings: add bindings for Atmel LCDC pwm Date: Sun, 12 Aug 2018 20:46:26 +0200 Message-Id: <20180812184629.3808-4-sam@ravnborg.org> X-Mailer: git-send-email 2.12.0 In-Reply-To: <20180812184152.GA22343@ravnborg.org> References: <20180812184152.GA22343@ravnborg.org> Sender: linux-pwm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pwm@vger.kernel.org The LCDC IP used by some Atmel SOC's have a multifunction device that include two sub-devices: - pwm - display controller This binding describe the pwm binding and refer back to the mfd device that this must be a child node of. Signed-off-by: Sam Ravnborg Cc: Thierry Reding Cc: Boris Brezillon --- .../devicetree/bindings/pwm/atmel-lcdc-pwm.txt | 30 ++++++++++++++++++++++ 1 file changed, 30 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/atmel-lcdc-pwm.txt diff --git a/Documentation/devicetree/bindings/pwm/atmel-lcdc-pwm.txt b/Documentation/devicetree/bindings/pwm/atmel-lcdc-pwm.txt new file mode 100644 index 000000000000..a7f11ac6972a --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/atmel-lcdc-pwm.txt @@ -0,0 +1,30 @@ +Device-Tree bindings for Atmel's LCDC (LCD Controller) PWM driver + +The Atmel LCDC PWM is subdevice of the LCDC MFD device. +See ../mfd/atmel-lcdc.txt for more details. + +Required properties: + - compatible: value should be one of the following: + "atmel,lcdc-pwm" + - pinctr-names: the pin control state names. Should contain "default". + - pinctrl-0: should contain the pinctrl states described by pinctrl + default. + - #pwm-cells: should be set to 3. This PWM chip use the default 3 cells + bindings defined in pwm.txt in this directory. + +Example: + lcdc0: lcdc@700000 { + compatible = "atmel,at91sam9263-lcdc-mfd"; + reg = <0x700000 0x1000>; + interrupts = <26 IRQ_TYPE_LEVEL_HIGH 3>; + clocks = <&lcd_clk>, <&lcd_clk>; + clock-names = "lcdc_clk", "hclk"; + + lcdc_pwm: lcdc-pwm { + compatible = "atmel,lcdc-pwm"; + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_lcdc_pwm>; + #pwm-cells = <3>; + }; + + };