diff mbox

[v2,2/2] pcie-designware: add core version

Message ID 17d796c59a2b63a494d1695a4d04ed6fc9f93c0c.1469193895.git.jpinto@synopsys.com
State Changes Requested
Headers show

Commit Message

Joao Pinto July 22, 2016, 1:29 p.m. UTC
Signed-off-by: Joao Pinto <jpinto@synopsys.com>
---
changes v1->v2:
- Nothing changed. Just to keep up the patch set version.

 drivers/pci/host/pcie-designware.c | 4 ++++
 1 file changed, 4 insertions(+)

Comments

Bjorn Helgaas July 25, 2016, 8:16 p.m. UTC | #1
On Fri, Jul 22, 2016 at 02:29:39PM +0100, Joao Pinto wrote:
> 
> Signed-off-by: Joao Pinto <jpinto@synopsys.com>
> ---
> changes v1->v2:
> - Nothing changed. Just to keep up the patch set version.
> 
>  drivers/pci/host/pcie-designware.c | 4 ++++
>  1 file changed, 4 insertions(+)
> 
> diff --git a/drivers/pci/host/pcie-designware.c b/drivers/pci/host/pcie-designware.c
> index 9135725..3e4c600 100644
> --- a/drivers/pci/host/pcie-designware.c
> +++ b/drivers/pci/host/pcie-designware.c
> @@ -34,6 +34,10 @@
>  #define LINK_WAIT_IATU_MIN		9000
>  #define LINK_WAIT_IATU_MAX		10000
>  
> +/* Core version (available from core 4.70) */
> +#define PCIE_CORE_VERSION		0x8F8
> +#define PCIE_CORE_VERSION_480A		0x3438302a

This should add a use of these symbols at the same time.  There's no
point if adding things that aren't used.

>  /* Synopsys specific PCIE configuration registers */
>  #define PCIE_PORT_LINK_CONTROL		0x710
>  #define PORT_LINK_MODE_MASK		(0x3f << 16)
> -- 
> 1.8.1.5
> 
--
To unsubscribe from this list: send the line "unsubscribe linux-pci" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff mbox

Patch

diff --git a/drivers/pci/host/pcie-designware.c b/drivers/pci/host/pcie-designware.c
index 9135725..3e4c600 100644
--- a/drivers/pci/host/pcie-designware.c
+++ b/drivers/pci/host/pcie-designware.c
@@ -34,6 +34,10 @@ 
 #define LINK_WAIT_IATU_MIN		9000
 #define LINK_WAIT_IATU_MAX		10000
 
+/* Core version (available from core 4.70) */
+#define PCIE_CORE_VERSION		0x8F8
+#define PCIE_CORE_VERSION_480A		0x3438302a
+
 /* Synopsys specific PCIE configuration registers */
 #define PCIE_PORT_LINK_CONTROL		0x710
 #define PORT_LINK_MODE_MASK		(0x3f << 16)