From patchwork Mon Mar 23 03:02:51 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gavin Shan X-Patchwork-Id: 453281 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 9C559140140 for ; Mon, 23 Mar 2015 14:03:55 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751997AbbCWDDy (ORCPT ); Sun, 22 Mar 2015 23:03:54 -0400 Received: from e23smtp01.au.ibm.com ([202.81.31.143]:42684 "EHLO e23smtp01.au.ibm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751993AbbCWDDx (ORCPT ); Sun, 22 Mar 2015 23:03:53 -0400 Received: from /spool/local by e23smtp01.au.ibm.com with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted for from ; Mon, 23 Mar 2015 13:03:51 +1000 Received: from d23dlp03.au.ibm.com (202.81.31.214) by e23smtp01.au.ibm.com (202.81.31.207) with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted; Mon, 23 Mar 2015 13:03:50 +1000 Received: from d23relay08.au.ibm.com (d23relay08.au.ibm.com [9.185.71.33]) by d23dlp03.au.ibm.com (Postfix) with ESMTP id F37F4357805B for ; Mon, 23 Mar 2015 14:03:49 +1100 (EST) Received: from d23av03.au.ibm.com (d23av03.au.ibm.com [9.190.234.97]) by d23relay08.au.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id t2N33fum36044928 for ; Mon, 23 Mar 2015 14:03:49 +1100 Received: from d23av03.au.ibm.com (localhost [127.0.0.1]) by d23av03.au.ibm.com (8.14.4/8.14.4/NCO v10.0 AVout) with ESMTP id t2N33Gjp016027 for ; Mon, 23 Mar 2015 14:03:16 +1100 Received: from ozlabs.au.ibm.com (ozlabs.au.ibm.com [9.192.253.14]) by d23av03.au.ibm.com (8.14.4/8.14.4/NCO v10.0 AVin) with ESMTP id t2N33G08015405; Mon, 23 Mar 2015 14:03:16 +1100 Received: from bran.ozlabs.ibm.com (haven.au.ibm.com [9.192.253.15]) by ozlabs.au.ibm.com (Postfix) with ESMTP id 0AC26A0268; Mon, 23 Mar 2015 14:02:53 +1100 (AEDT) Received: from shangw (shangw.ozlabs.ibm.com [10.61.2.199]) by bran.ozlabs.ibm.com (Postfix) with ESMTP id 7B21916A9D4; Mon, 23 Mar 2015 14:02:52 +1100 (AEDT) Received: by shangw (Postfix, from userid 1000) id 5E3BD3E0905; Mon, 23 Mar 2015 14:02:52 +1100 (EST) From: Gavin Shan To: linuxppc-dev@ozlabs.org Cc: linux-pci@vger.kernel.org, cascardo@linux.vnet.ibm.com, bhelgaas@google.com, Gavin Shan Subject: [PATCH v3 2/2] PCI: Apply warm reset to specific devices Date: Mon, 23 Mar 2015 14:02:51 +1100 Message-Id: <1427079771-18472-2-git-send-email-gwshan@linux.vnet.ibm.com> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1427079771-18472-1-git-send-email-gwshan@linux.vnet.ibm.com> References: <1427079771-18472-1-git-send-email-gwshan@linux.vnet.ibm.com> X-TM-AS-MML: disable X-Content-Scanned: Fidelis XPS MAILER x-cbid: 15032303-1618-0000-0000-000001CB0ADB Sender: linux-pci-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-pci@vger.kernel.org Currently, VFIO infrastructure depends on pci_reset_function() to ensure the PCI device in clean state when passing to guest, or being returned back to host. However, the function doesn't work (or well) on some PCI devices on PowerPC platforms, which potentially brings pending traffic over the boundary between host/guest and usually causes memory corruption. The patch applies warm reset to those PCI devices, which is implemented based on pci_set_pcie_reset_state() to get clean state when passing device from host to guest, or returning it back to host. The reset request is routed to platform specific pcibios_set_pcie_reset_state() and processed there. Signed-off-by: Gavin Shan --- drivers/pci/quirks.c | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c index 85f247e..9846d5e 100644 --- a/drivers/pci/quirks.c +++ b/drivers/pci/quirks.c @@ -3504,6 +3504,22 @@ static int reset_chelsio_generic_dev(struct pci_dev *dev, int probe) return 0; } +static int pci_dev_warm_reset(struct pci_dev *pdev, int probe) +{ + int ret; + + /* Check the device can take the reset or not */ + if (probe) + return pci_set_pcie_reset_state(pdev, pcie_warm_reset, probe); + + /* Issue warm reset */ + ret = pci_set_pcie_reset_state(pdev, pcie_warm_reset, 0); + if (!ret) + ret = pci_set_pcie_reset_state(pdev, pcie_deassert_reset, 0); + + return ret; +} + #define PCI_DEVICE_ID_INTEL_82599_SFP_VF 0x10ed #define PCI_DEVICE_ID_INTEL_IVB_M_VGA 0x0156 #define PCI_DEVICE_ID_INTEL_IVB_M2_VGA 0x0166 @@ -3519,6 +3535,18 @@ static const struct pci_dev_reset_methods pci_dev_reset_methods[] = { reset_intel_generic_dev }, { PCI_VENDOR_ID_CHELSIO, PCI_ANY_ID, reset_chelsio_generic_dev }, + { PCI_VENDOR_ID_IBM, PCI_ANY_ID, + pci_dev_warm_reset }, + { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_57800, + pci_dev_warm_reset }, + { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_57840, + pci_dev_warm_reset }, + { PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_NX2_57810, + pci_dev_warm_reset }, + { PCI_VENDOR_ID_MELLANOX, PCI_ANY_ID, + pci_dev_warm_reset }, + { PCI_VENDOR_ID_TI, PCI_ANY_ID, + pci_dev_warm_reset }, { 0 } };