From patchwork Sun Mar 26 17:19:22 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 743557 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3vrkSB3yCyz9s7D for ; Mon, 27 Mar 2017 04:20:10 +1100 (AEDT) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=baylibre-com.20150623.gappssmtp.com header.i=@baylibre-com.20150623.gappssmtp.com header.b="jRPSNlfb"; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751746AbdCZRTs (ORCPT ); Sun, 26 Mar 2017 13:19:48 -0400 Received: from mail-wr0-f179.google.com ([209.85.128.179]:34349 "EHLO mail-wr0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751736AbdCZRTq (ORCPT ); Sun, 26 Mar 2017 13:19:46 -0400 Received: by mail-wr0-f179.google.com with SMTP id l43so25402766wre.1 for ; Sun, 26 Mar 2017 10:19:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=QnCTSOzeeVzKDCccjgpNKF2QrDLHHfedKp4XRlrUtr4=; b=jRPSNlfbI4BV+lE+TvKpiMj7+NzybLfRZmcJLzug9fDaN1stP8zlcPNQNEAJhGv21X Sag+FzdymygQFQvFdtdMQhqAz/HZz545/WP6uKLAa/mK5e+FBWeiSwCKvYQXGVug/D0R sZFVx8ZYZhyTV2n5WQB4cW9pFxcpUv4Zw9Qq16VT83oY4t8hLy1kzcW0gNUG5R+sd1UB JRd/rOpUU7xo3j5Rn6xSkgrmD69mcBKfbcAak0XyuSRHY07tIxEMSEn+FykytLsfnref cfN0kj8wXCAoUP1qA5cWCGi5p6hkcT7S3UPjjegat0UQNEt9xMtFmEjiYsfBoVkH+oN/ 50cw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=QnCTSOzeeVzKDCccjgpNKF2QrDLHHfedKp4XRlrUtr4=; b=tr4j7lC3J3DxH4QrN38gUb7JLYJjyhFnYYVIrQwqszyQ8o0B8j4BIZAclGMY8+CFin vfHeLZgMfz782PyL4errLR63OTn9SIJes6xdYM1YFuvW/IUj+KZqB+T7tKDMN/IC9xNv fzjbQkr458Y1kF+z2hi411ZntzuduiykrbfjryyvFtwmYvRq6BnyO76WNaKSW6P+wbY0 UKuPgeDsqZ+F8My8N8c68Nl1X0WyvGTZfYsthW9Mqn/77NeYmzhnbrC54FuA68qOOd/0 j1nUPABzzPchzhUY8IWxmRMmuSQcirY3ceYOhTWbHT3YiKCzF+o8Mtpwuyf1XqvyS0MP xg0Q== X-Gm-Message-State: AFeK/H2eLK+HdO6q7ZYvOtFPsIHUDnred149gr81HbBHE4imaOGaeqHU+pJxzqrpH7KLixdn X-Received: by 10.28.134.70 with SMTP id i67mr6005162wmd.124.1490548779541; Sun, 26 Mar 2017 10:19:39 -0700 (PDT) Received: from localhost.localdomain (uluru.liltaz.com. [163.172.81.188]) by smtp.googlemail.com with ESMTPSA id t79sm10531214wmd.29.2017.03.26.10.19.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 26 Mar 2017 10:19:39 -0700 (PDT) From: Jerome Brunet To: Linus Walleij , Carlo Caione , Kevin Hilman Cc: Jerome Brunet , linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 7/8] ARM64: dts: meson-gxl: add i2s output pins Date: Sun, 26 Mar 2017 19:19:22 +0200 Message-Id: <20170326171923.19269-8-jbrunet@baylibre.com> X-Mailer: git-send-email 2.9.3 In-Reply-To: <20170326171923.19269-1-jbrunet@baylibre.com> References: <20170326171923.19269-1-jbrunet@baylibre.com> Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Add EE and AO domains pins for the i2s output clocks and data the gxl device tree Acked-by: Kevin Hilman Signed-off-by: Jerome Brunet --- arch/arm64/boot/dts/amlogic/meson-gxl.dtsi | 62 ++++++++++++++++++++++++++++++ 1 file changed, 62 insertions(+) diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi index 269458b05fd4..3dde55856234 100644 --- a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi @@ -160,6 +160,20 @@ function = "pwm_ao_b"; }; }; + + i2s_out_ch23_ao_pins: i2s_out_ch23_ao { + mux { + groups = "i2s_out_ch23_ao"; + function = "i2s_out_ao"; + }; + }; + + i2s_out_ch45_ao_pins: i2s_out_ch45_ao { + mux { + groups = "i2s_out_ch45_ao"; + function = "i2s_out_ao"; + }; + }; }; }; @@ -385,6 +399,54 @@ function = "hdmi_i2c"; }; }; + + i2s_am_clk_pins: i2s_am_clk { + mux { + groups = "i2s_am_clk"; + function = "i2s_out"; + }; + }; + + i2s_out_ao_clk_pins: i2s_out_ao_clk { + mux { + groups = "i2s_out_ao_clk"; + function = "i2s_out"; + }; + }; + + i2s_out_lr_clk_pins: i2s_out_lr_clk { + mux { + groups = "i2s_out_lr_clk"; + function = "i2s_out"; + }; + }; + + i2s_out_ch01_pins: i2s_out_ch01 { + mux { + groups = "i2s_out_ch01"; + function = "i2s_out"; + }; + }; + i2sout_ch23_z_pins: i2sout_ch23_z { + mux { + groups = "i2sout_ch23_z"; + function = "i2s_out"; + }; + }; + + i2sout_ch45_z_pins: i2sout_ch45_z { + mux { + groups = "i2sout_ch45_z"; + function = "i2s_out"; + }; + }; + + i2sout_ch67_z_pins: i2sout_ch67_z { + mux { + groups = "i2sout_ch67_z"; + function = "i2s_out"; + }; + }; }; eth-phy-mux {