From patchwork Tue Sep  6 16:45:35 2016
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: Alexandre TORGUE <alexandre.torgue@st.com>
X-Patchwork-Id: 666669
Return-Path: <linux-gpio-owner@vger.kernel.org>
X-Original-To: incoming@patchwork.ozlabs.org
Delivered-To: patchwork-incoming@bilbo.ozlabs.org
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by ozlabs.org (Postfix) with ESMTP id 3sTCHm29HRz9ryZ
	for <incoming@patchwork.ozlabs.org>;
	Wed,  7 Sep 2016 02:49:40 +1000 (AEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S938760AbcIFQs5 (ORCPT <rfc822;incoming@patchwork.ozlabs.org>);
	Tue, 6 Sep 2016 12:48:57 -0400
Received: from mx07-00178001.pphosted.com ([62.209.51.94]:52207 "EHLO
	mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1755767AbcIFQqq (ORCPT
	<rfc822; linux-gpio@vger.kernel.org>); Tue, 6 Sep 2016 12:46:46 -0400
Received: from pps.filterd (m0046668.ppops.net [127.0.0.1])
	by mx07-00178001.pphosted.com (8.16.0.11/8.16.0.11) with SMTP id
	u86GbUXk014175; Tue, 6 Sep 2016 18:46:11 +0200
Received: from beta.dmz-ap.st.com (beta.dmz-ap.st.com [138.198.100.35])
	by mx07-.pphosted.com with ESMTP id 257kyxcewh-1
	(version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT);
	Tue, 06 Sep 2016 18:46:11 +0200
Received: from zeta.dmz-ap.st.com (ns6.st.com [138.198.234.13])
	by beta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 16F4122;
	Tue,  6 Sep 2016 16:46:08 +0000 (GMT)
Received: from Webmail-ap.st.com (eapex1hubcas1.st.com [10.80.176.8])
	by zeta.dmz-ap.st.com (STMicroelectronics) with ESMTP id 7286943D;
	Tue,  6 Sep 2016 16:46:06 +0000 (GMT)
Received: from localhost (10.48.0.2) by Webmail-ap.st.com (10.80.176.7) with
	Microsoft SMTP Server (TLS) id 8.3.444.0;
	Wed, 7 Sep 2016 00:46:05 +0800
From: Alexandre TORGUE <alexandre.torgue@st.com>
To: Maxime Coquelin <mcoquelin.stm32@gmail.com>,
	Thomas Gleixner <tglx@linutronix.de>,
	Jason Cooper <jason@lakedaemon.net>, Marc Zyngier <marc.zyngier@arm.com>,
	Linus Walleij <linus.walleij@linaro.org>,
	Mark Rutland <mark.rutland@arm.com>,
	Rob Herring <robh+dt@kernel.org>, <linux-gpio@vger.kernel.org>,
	<arnd@arndb.de>
CC: <linux-arm-kernel@lists.infradead.org>,
	<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
	Daniel Thompson <daniel.thompson@linaro.org>,
	<bruherrera@gmail.com>, <lee.jones@linaro.org>
Subject: [PATCH v4 3/9] ARM: STM32: Select external interrupts controller
Date: Tue, 6 Sep 2016 18:45:35 +0200
Message-ID: <1473180341-1999-4-git-send-email-alexandre.torgue@st.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1473180341-1999-1-git-send-email-alexandre.torgue@st.com>
References: <1473180341-1999-1-git-send-email-alexandre.torgue@st.com>
MIME-Version: 1.0
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:, ,
	definitions=2016-09-06_06:, , signatures=0
Sender: linux-gpio-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-gpio.vger.kernel.org>
X-Mailing-List: linux-gpio@vger.kernel.org

Signed-off-by: Maxime Coquelin <mcoquelin.stm32@gmail.com>
Signed-off-by: Alexandre TORGUE <alexandre.torgue@st.com>

diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig
index 2d601d7..157cea9 100644
--- a/arch/arm/Kconfig
+++ b/arch/arm/Kconfig
@@ -877,6 +877,7 @@ config ARCH_STM32
 	select CLKSRC_STM32
 	select PINCTRL
 	select RESET_CONTROLLER
+	select STM32_EXTI
 	help
 	  Support for STMicroelectronics STM32 processors.