From patchwork Fri May 6 14:21:23 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kevin Hilman X-Patchwork-Id: 619317 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3r1Yqd2VXGz9s2G for ; Sat, 7 May 2016 00:21:33 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=baylibre-com.20150623.gappssmtp.com header.i=@baylibre-com.20150623.gappssmtp.com header.b=dqPZYF+C; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1757930AbcEFOVc (ORCPT ); Fri, 6 May 2016 10:21:32 -0400 Received: from mail-pa0-f46.google.com ([209.85.220.46]:35752 "EHLO mail-pa0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1757924AbcEFOVc (ORCPT ); Fri, 6 May 2016 10:21:32 -0400 Received: by mail-pa0-f46.google.com with SMTP id iv1so48010993pac.2 for ; Fri, 06 May 2016 07:21:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=AAUwzlXDmcS2Oi0sXYD33f9myyDXSKmJJjfd5Dyi4oU=; b=dqPZYF+ClcwbKob9CVPkh3tHdiUu8kPE8pDuGanL1aokQh8F9ALt9ucNAeOBFaA+1H arS6FL/x4RS9nILaiJ7aUCwXsSNqGnerW53hIsv96w4crIBzZDZtWxlIyqFbz2lxzpil f8dGJNuk+LqZRRU6PbCvnDv0Fz7xPIICxICa+sqiACzqLaEyyazfWcd0Ud2Qb2zp5EjN Bq8TqPqlNjIwd6MdBKkKUwnrlEZuqbWrrFFL3IYMRI1oN/Uj30VsUv5wyeJUpnkDhhNs 86FsEI1tpketf6VFMPEMhjKJHzt0WC0t4AeHASqtRYnFf33cEtbSycsXSWSXBCSCesM3 lsHQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=AAUwzlXDmcS2Oi0sXYD33f9myyDXSKmJJjfd5Dyi4oU=; b=dKnNIxNaG9o+lZ17bLlcId680PXTPsdlYlHyI5ZKoNJxxhquCTk9y+dnn62b1oNDBq 7cJ6+uAMVtu9g+M9vQrxUcNMLYpv9D4kccs3q/ugTuvPHl0Ug00zCKc+Yfutu/pdNK+B wII7QYP6q/uY5IHIG7/TyPEQnbsGtdULYTSpepxGlRLi2l4X0VcxKjmyByGn6gWRoA2z 26fI1XySbugiuii8C9ICwmEBWhlWtnRuwP5wv+jx2fXFVH1EApzy0a5Tx4BMqJka42+L /bcMFpSpI87u5XPd11YE25nGGJnZllmcGFX7WVDUc2W2hkDd5QMJfimNS4wOl4CZh3N6 XCLQ== X-Gm-Message-State: AOPr4FXM03gAu1NMLhQtC4wVP3HWl/o0f9Ui17k8q5gKobscAi/1iYn2q4fS2xva1TI7csUx X-Received: by 10.66.142.73 with SMTP id ru9mr29096486pab.51.1462544491478; Fri, 06 May 2016 07:21:31 -0700 (PDT) Received: from localhost (c-98-203-232-209.hsd1.wa.comcast.net. [98.203.232.209]) by smtp.gmail.com with ESMTPSA id xn3sm21619230pab.32.2016.05.06.07.21.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 06 May 2016 07:21:30 -0700 (PDT) From: Kevin Hilman To: linux-amlogic@lists.infradead.org, Carlo Caione , Linus Walleij Cc: linux-meson@googlegroups.com, =?UTF-8?q?Andreas=20F=C3=A4rber?= , Victor Wan , Jerry Cao , Xing Wu , linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH 4/7] pinctrl amlogic: gxbb: add ethernet pins Date: Fri, 6 May 2016 07:21:23 -0700 Message-Id: <1462544486-9516-5-git-send-email-khilman@baylibre.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1462544486-9516-1-git-send-email-khilman@baylibre.com> References: <1462544486-9516-1-git-send-email-khilman@baylibre.com> MIME-Version: 1.0 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Add EE domain pins for ethernet interface. Signed-off-by: Kevin Hilman --- drivers/pinctrl/meson/pinctrl-meson-gxbb.c | 39 ++++++++++++++++++++++++++++++ 1 file changed, 39 insertions(+) diff --git a/drivers/pinctrl/meson/pinctrl-meson-gxbb.c b/drivers/pinctrl/meson/pinctrl-meson-gxbb.c index 67b5af70e9e9..360535a30625 100644 --- a/drivers/pinctrl/meson/pinctrl-meson-gxbb.c +++ b/drivers/pinctrl/meson/pinctrl-meson-gxbb.c @@ -178,6 +178,21 @@ static const unsigned int uart_rx_c_pins[] = { PIN(GPIOY_14, EE_OFF) }; static const unsigned int uart_cts_c_pins[] = { PIN(GPIOX_11, EE_OFF) }; static const unsigned int uart_rts_c_pins[] = { PIN(GPIOX_12, EE_OFF) }; +static const unsigned int eth_mdio_pins[] = { PIN(GPIOZ_0, EE_OFF) }; +static const unsigned int eth_mdc_pins[] = { PIN(GPIOZ_1, EE_OFF) }; +static const unsigned int eth_clk_rx_clk_pins[] = { PIN(GPIOZ_2, EE_OFF) }; +static const unsigned int eth_rx_dv_pins[] = { PIN(GPIOZ_3, EE_OFF) }; +static const unsigned int eth_rxd0_pins[] = { PIN(GPIOZ_4, EE_OFF) }; +static const unsigned int eth_rxd1_pins[] = { PIN(GPIOZ_5, EE_OFF) }; +static const unsigned int eth_rxd2_pins[] = { PIN(GPIOZ_6, EE_OFF) }; +static const unsigned int eth_rxd3_pins[] = { PIN(GPIOZ_7, EE_OFF) }; +static const unsigned int eth_rgmii_tx_clk_pins[] = { PIN(GPIOZ_8, EE_OFF) }; +static const unsigned int eth_tx_en_pins[] = { PIN(GPIOZ_9, EE_OFF) }; +static const unsigned int eth_txd0_pins[] = { PIN(GPIOZ_10, EE_OFF) }; +static const unsigned int eth_txd1_pins[] = { PIN(GPIOZ_11, EE_OFF) }; +static const unsigned int eth_txd2_pins[] = { PIN(GPIOZ_12, EE_OFF) }; +static const unsigned int eth_txd3_pins[] = { PIN(GPIOZ_13, EE_OFF) }; + static const struct pinctrl_pin_desc meson_gxbb_aobus_pins[] = { MESON_PIN(GPIOAO_0, 0), MESON_PIN(GPIOAO_1, 0), @@ -351,6 +366,22 @@ static struct meson_pmx_group meson_gxbb_periphs_groups[] = { GROUP(uart_tx_c, 1, 17), GROUP(uart_rx_c, 1, 16), + /* Bank Z */ + GROUP(eth_mdio, 6, 1), + GROUP(eth_mdc, 6, 0), + GROUP(eth_clk_rx_clk, 6, 13), + GROUP(eth_rx_dv, 6, 12), + GROUP(eth_rxd0, 6, 11), + GROUP(eth_rxd1, 6, 10), + GROUP(eth_rxd2, 6, 9), + GROUP(eth_rxd3, 6, 8), + GROUP(eth_rgmii_tx_clk, 6, 7), + GROUP(eth_tx_en, 6, 6), + GROUP(eth_txd0, 6, 5), + GROUP(eth_txd1, 6, 4), + GROUP(eth_txd2, 6, 3), + GROUP(eth_txd3, 6, 2), + /* Bank DV */ GROUP(uart_tx_b, 2, 29), GROUP(uart_rx_b, 2, 28), @@ -461,6 +492,13 @@ static const char * const uart_c_groups[] = { "uart_tx_c", "uart_rx_c", "uart_cts_c", "uart_rts_c", }; +static const char * const eth_groups[] = { + "eth_mdio", "eth_mdc", "eth_clk_rx_clk", "eth_rx_dv", + "eth_rxd0", "eth_rxd1", "eth_rxd2", "eth_rxd3", + "eth_rgmii_tx_clk", "eth_tx_en", + "eth_txd0", "eth_txd1", "eth_txd2", "eth_txd3", +}; + static const char * const gpio_aobus_groups[] = { "GPIOAO_0", "GPIOAO_1", "GPIOAO_2", "GPIOAO_3", "GPIOAO_4", "GPIOAO_5", "GPIOAO_6", "GPIOAO_7", "GPIOAO_8", "GPIOAO_9", @@ -490,6 +528,7 @@ static struct meson_pmx_func meson_gxbb_periphs_functions[] = { FUNCTION(uart_a), FUNCTION(uart_b), FUNCTION(uart_c), + FUNCTION(eth), }; static struct meson_pmx_func meson_gxbb_aobus_functions[] = {