From patchwork Tue Feb 24 09:53:02 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: thloh@altera.com X-Patchwork-Id: 442887 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id CB929140134 for ; Tue, 24 Feb 2015 20:53:57 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752321AbbBXJxe (ORCPT ); Tue, 24 Feb 2015 04:53:34 -0500 Received: from mail-by2on0065.outbound.protection.outlook.com ([207.46.100.65]:35472 "EHLO na01-by2-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751407AbbBXJxc (ORCPT ); Tue, 24 Feb 2015 04:53:32 -0500 Received: from BN3PR0301CA0030.namprd03.prod.outlook.com (25.160.180.168) by BL2PR03MB211.namprd03.prod.outlook.com (10.255.230.146) with Microsoft SMTP Server (TLS) id 15.1.93.12; Tue, 24 Feb 2015 09:53:30 +0000 Received: from BL2FFO11FD042.protection.gbl (2a01:111:f400:7c09::121) by BN3PR0301CA0030.outlook.office365.com (2a01:111:e400:4000::40) with Microsoft SMTP Server (TLS) id 15.1.99.9 via Frontend Transport; Tue, 24 Feb 2015 09:53:30 +0000 Received: from sj-itexedge03.altera.priv.altera.com (66.35.236.227) by BL2FFO11FD042.mail.protection.outlook.com (10.173.161.138) with Microsoft SMTP Server (TLS) id 15.1.99.6 via Frontend Transport; Tue, 24 Feb 2015 09:53:30 +0000 Received: from sj-mail01.altera.com (137.57.1.6) by sj-itexedge03.altera.priv.altera.com (66.35.236.227) with Microsoft SMTP Server id 14.3.174.1; Tue, 24 Feb 2015 01:52:44 -0800 Received: from ubuntu (pg-thloh-l.altera.com [137.57.103.56]) by sj-mail01.altera.com (8.13.7+Sun/8.13.7) with SMTP id t1O9rMiP022712; Tue, 24 Feb 2015 01:53:23 -0800 (PST) Received: by ubuntu (sSMTP sendmail emulation); Tue, 24 Feb 2015 01:53:22 -0800 From: To: , , , , , , , , , , , , , , , , , CC: , Subject: [PATCH v10 1/2] drivers/gpio: Altera soft IP GPIO driver device tree binding Date: Tue, 24 Feb 2015 01:53:02 -0800 Message-ID: <1424771583-4404-2-git-send-email-thloh@altera.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1424771583-4404-1-git-send-email-thloh@altera.com> References: <1424771583-4404-1-git-send-email-thloh@altera.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 Received-SPF: SoftFail (protection.outlook.com: domain of transitioning altera.com discourages use of 66.35.236.227 as permitted sender) Authentication-Results: spf=softfail (sender IP is 66.35.236.227) smtp.mailfrom=thloh@altera.com; vger.kernel.org; dkim=none (message not signed) header.d=none; X-Forefront-Antispam-Report: CIP:66.35.236.227; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(199003)(189002)(105596002)(46102003)(68736005)(33646002)(6806004)(50226001)(106466001)(50466002)(86152002)(19580395003)(2201001)(86362001)(97736003)(229853001)(2950100001)(47776003)(64706001)(19580405001)(92566002)(76176999)(42186005)(36756003)(87936001)(77156002)(48376002)(50986999)(62966003)(7099025)(921003)(1121003)(2101003)(83996005); DIR:OUT; SFP:1101; SCL:1; SRVR:BL2PR03MB211; H:sj-itexedge03.altera.priv.altera.com; FPR:; SPF:SoftFail; PTR:InfoDomainNonexistent; A:1; MX:1; LANG:en; X-Microsoft-Antispam: UriScan:; X-Microsoft-Antispam: BCL:0;PCL:0;RULEID:;SRVR:BL2PR03MB211; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(5005004); SRVR:BL2PR03MB211; X-Forefront-PRVS: 04976078F0 X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:;SRVR:BL2PR03MB211; X-OriginatorOrg: altera.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Feb 2015 09:53:30.0736 (UTC) X-MS-Exchange-CrossTenant-Id: fbd72e03-d4a5-4110-adce-614d51f2077a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=fbd72e03-d4a5-4110-adce-614d51f2077a; Ip=[66.35.236.227] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL2PR03MB211 Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org From: Tien Hock Loh Adds a new driver device tree binding for Altera soft GPIO IP Signed-off-by: Tien Hock Loh --- .../devicetree/bindings/gpio/gpio-altera.txt | 43 ++++++++++++++++++++++ 1 file changed, 43 insertions(+) create mode 100644 Documentation/devicetree/bindings/gpio/gpio-altera.txt diff --git a/Documentation/devicetree/bindings/gpio/gpio-altera.txt b/Documentation/devicetree/bindings/gpio/gpio-altera.txt new file mode 100644 index 0000000..12f5014 --- /dev/null +++ b/Documentation/devicetree/bindings/gpio/gpio-altera.txt @@ -0,0 +1,43 @@ +Altera GPIO controller bindings + +Required properties: +- compatible: + - "altr,pio-1.0" +- reg: Physical base address and length of the controller's registers. +- #gpio-cells : Should be 2 + - The first cell is the gpio offset number. + - The second cell is reserved and is currently unused. +- gpio-controller : Marks the device node as a GPIO controller. +- interrupt-controller: Mark the device node as an interrupt controller +- #interrupt-cells : Should be 1. The interrupt type is fixed in the hardware. + - The first cell is the GPIO offset number within the GPIO controller. +- interrupts: Specify the interrupt. +- altr,interrupt-trigger: Specifies the interrupt trigger type the GPIO + hardware is synthesized. This field is required if the Altera GPIO controller + used has IRQ enabled as the interrupt type is not software controlled, + but hardware synthesized. Required if GPIO is used as an interrupt + controller. The value is defined in + Only the following flags are supported: + IRQ_TYPE_EDGE_RISING + IRQ_TYPE_EDGE_FALLING + IRQ_TYPE_EDGE_BOTH + IRQ_TYPE_LEVEL_HIGH + +Optional properties: +- altr,ngpio: Width of the GPIO bank. This defines how many pins the + GPIO device has. Ranges between 1-32. Optional and defaults to 32 if not + specified. + +Example: + +gpio_altr: gpio@0xff200000 { + compatible = "altr,pio-1.0"; + reg = <0xff200000 0x10>; + interrupts = <0 45 4>; + altr,ngpio = <32>; + altr,interrupt-trigger = ; + #gpio-cells = <2>; + gpio-controller; + #interrupt-cells = <1>; + interrupt-controller; +};