Toggle navigation
Patchwork
GNU Compiler Collection
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
wangfeng@eswincomputing.com
| State =
Action Required
| Archived =
No
| 76 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
davem
davem
davem
oohal
russellb
ptomsich
agraf
joestringer
mwalle
naveen
pchotard
tagr
tagr
tagr
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
tytso
goliath
martineau
danielschwierzeck
mariosix
dcaratti
mkorpershoek
ovsrobot
ovsrobot
aserdean
XiaoYang
khem
tpetazzoni
marex
hs
liwang
robimarko
danielhb
groug
mmichelson
npiggin
apritzel
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
0andriy
981213
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
vigneshr
mraynal
monstr
stewart
stewart
jacmet
ehristev
jagan
metan
rfried
ukleinek
ukleinek
freenix
kevery
Jaehoon
rsalvaterra
adrianschmutzler
hegdevasant
hegdevasant
arbab
bmeng
sjg
horms
wsa
ag
kabel
rmilecki
rmilecki
xypron
akumar
prom
ivanhu
rw
rw
apconole
wbx
svanheule
trini
legoater
legoater
legoater
Hauke
Hauke
chleroy
abelloni
pablo
pablo
bjonglez
ynezz
aik
xback
xback
richiejp
dangole
dangole
sbabic
sbabic
pevik
acer
forty
echaudron
next_ghost
anuppatel
anuppatel
benh
rgrimm
segher
passgat
pratyush
jms
jms
jms
mans0n
ruscur
ymorin
ymorin
linusw
linusw
numans
festevam
jk
jk
jk
jk
Andes
jmberg
xuyang
tambarus
kubu
matthias_bgg
apalos
dceara
spectrum
pbrobinson
stroese
imaximets
strlen
strlen
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
robh
nbd
nbd
anguy11
calebccff
paulus
jm
Apply
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[3/3,v3] RISC-V: Add md files for vector BFloat16
[1/3,v3] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-07-11
wangfeng@eswincomputing.com
New
[2/3,v3] RISC-V: Add Zvfbfmin and Zvfbfwma intrinsic
[1/3,v3] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-07-11
wangfeng@eswincomputing.com
New
[1/3,v3] RISC-V: Add vector type of BFloat16 format
[1/3,v3] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-07-11
wangfeng@eswincomputing.com
New
[3/3,v2] RISC-V: Add md files for vector BFloat16
[1/3,v2] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-06-27
wangfeng@eswincomputing.com
New
[2/3,v2] RISC-V: Add Zvfbfmin and Zvfbfwma intrinsic
[1/3,v2] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-06-27
wangfeng@eswincomputing.com
New
[1/3,v2] RISC-V: Add vector type of BFloat16 format
[1/3,v2] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-06-27
wangfeng@eswincomputing.com
New
[3/3] RISC-V: Add md files for vector BFloat16
[1/3] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-06-21
wangfeng@eswincomputing.com
New
[2/3] RISC-V: Add Zvfbfmin and Zvfbfwma intrinsic
[1/3] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-06-21
wangfeng@eswincomputing.com
New
[1/3] RISC-V: Add vector type of BFloat16 format
[1/3] RISC-V: Add vector type of BFloat16 format
- - - -
-
-
-
2024-06-21
wangfeng@eswincomputing.com
New
RISC-V: Modify ABI-name length of vfloat16m8_t
RISC-V: Modify ABI-name length of vfloat16m8_t
- - - -
-
-
-
2024-01-12
wangfeng@eswincomputing.com
New
回复: Re: [PATCH v7 1/2] RISC-V: Add crypto vector builtin function.
回复: Re: [PATCH v7 1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-09
wangfeng@eswincomputing.com
New
回复: Re: [PATCH v8 2/2] RISC-V: Add crypto vector api-testing cases.
回复: Re: [PATCH v8 2/2] RISC-V: Add crypto vector api-testing cases.
- - - -
-
-
-
2024-01-09
wangfeng@eswincomputing.com
New
[v7,1/2] RISC-V: Add crypto vector builtin function.
[v7,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-08
wangfeng@eswincomputing.com
New
[v8,2/2] RISC-V: Add crypto vector api-testing cases.
[v7,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-08
wangfeng@eswincomputing.com
New
[committed] RISC-V: Fix avl-type operand index error for ZVBC
[committed] RISC-V: Fix avl-type operand index error for ZVBC
- - - -
-
-
-
2024-01-08
wangfeng@eswincomputing.com
New
RISC-V: Fix avl-type operand index error for ZVBC
RISC-V: Fix avl-type operand index error for ZVBC
- - - -
-
-
-
2024-01-05
wangfeng@eswincomputing.com
New
[v7,1/2] RISC-V: Add crypto vector builtin function.
[v7,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-05
wangfeng@eswincomputing.com
New
[committed] RISC-V: Add crypto vector api-testing cases.
[committed] RISC-V: Add crypto vector api-testing cases.
- - - -
-
-
-
2024-01-05
wangfeng@eswincomputing.com
New
[committed] RISC-V: Add crypto vector builtin function.
[committed] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-05
wangfeng@eswincomputing.com
New
[v7,2/2] RISC-V: Add crypto vector api-testing cases.
Untitled series #388656
- - - -
-
-
-
2024-01-03
wangfeng@eswincomputing.com
New
[v6,2/2] RISC-V: Add crypto vector api-testing cases.
Untitled series #388642
- - - -
-
-
-
2024-01-03
wangfeng@eswincomputing.com
New
[v6,1/2] RISC-V: Add crypto vector builtin function.
[v6,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-02
wangfeng@eswincomputing.com
New
[v5,2/2] RISC-V: Add crypto vector api-testing cases.
[v5,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-02
wangfeng@eswincomputing.com
New
[v5,1/2] RISC-V: Add crypto vector builtin function.
[v5,1/2] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2024-01-02
wangfeng@eswincomputing.com
New
[committed] RISC-V: Modify copyright year of vector-crypto.md
[committed] RISC-V: Modify copyright year of vector-crypto.md
- - - -
-
-
-
2024-01-02
wangfeng@eswincomputing.com
New
[committed] RISC-V: Add crypto machine descriptions
[committed] RISC-V: Add crypto machine descriptions
- - - -
-
-
-
2024-01-02
wangfeng@eswincomputing.com
New
RISC-V: Add crypto machine descriptions
RISC-V: Add crypto machine descriptions
- - - -
-
-
-
2023-12-22
wangfeng@eswincomputing.com
New
[v7,2/3] RISC-V: Add crypto machine descriptions
Untitled series #387795
- - - -
-
-
-
2023-12-22
wangfeng@eswincomputing.com
New
[v6,2/3] RISC-V: Add crypto machine descriptions
Untitled series #387793
- - - -
-
-
-
2023-12-22
wangfeng@eswincomputing.com
New
[v5,2/3] RISC-V: Add crypto machine descriptions
Untitled series #387643
- - - -
-
-
-
2023-12-21
wangfeng@eswincomputing.com
New
[v4,3/3] RISC-V: Add crypto vector api-testing cases.
[v4,1/3] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2023-12-20
wangfeng@eswincomputing.com
New
[v4,2/3] RISC-V: Add crypto machine descriptions
[v4,1/3] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2023-12-20
wangfeng@eswincomputing.com
New
[v4,1/3] RISC-V: Add crypto vector builtin function.
[v4,1/3] RISC-V: Add crypto vector builtin function.
- - - -
-
-
-
2023-12-20
wangfeng@eswincomputing.com
New
[committed] RISC-V: Add required_extensions in function_group
[committed] RISC-V: Add required_extensions in function_group
- - - -
-
-
-
2023-12-19
wangfeng@eswincomputing.com
New
RISC-V: Add required_extensions in function_group
RISC-V: Add required_extensions in function_group
- - - -
-
-
-
2023-12-18
wangfeng@eswincomputing.com
New
[committed] Revert "RISC-V: Add avail interface into function_group_info"
[committed] Revert "RISC-V: Add avail interface into function_group_info"
- - - -
-
-
-
2023-12-14
wangfeng@eswincomputing.com
New
Revert "RISC-V: Add avail interface into function_group_info"
Revert "RISC-V: Add avail interface into function_group_info"
- - - -
-
-
-
2023-12-14
wangfeng@eswincomputing.com
New
[committed] RISC-V:Add crypto vector implied ISA info.
[committed] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-13
wangfeng@eswincomputing.com
New
[v3,4/4] RISC-V: Add crypto vector api-testing cases.
[v2,1/4] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-13
wangfeng@eswincomputing.com
New
[v3,3/4] RISC-V: Add crypto machine descriptions
[v2,1/4] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-13
wangfeng@eswincomputing.com
New
[v3,2/4] RISC-V: Add crypto vector builtin function.
[v2,1/4] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-13
wangfeng@eswincomputing.com
New
[v2,1/4] RISC-V:Add crypto vector implied ISA info.
[v2,1/4] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-13
wangfeng@eswincomputing.com
New
[committed] MAINTAINERS: Update my email address
[committed] MAINTAINERS: Update my email address
- - - -
-
-
-
2023-12-12
wangfeng@eswincomputing.com
New
[committed] RISC-V: Add avail interface into function_group_info
[committed] RISC-V: Add avail interface into function_group_info
- - - -
-
-
-
2023-12-12
wangfeng@eswincomputing.com
New
[committed] MAINTAINERS: Add myself to write after approval and DCO
[committed] MAINTAINERS: Add myself to write after approval and DCO
- - - -
-
-
-
2023-12-12
wangfeng@eswincomputing.com
New
[v3] RISC-V: Add avail interface into function_group_info
[v3] RISC-V: Add avail interface into function_group_info
- - - -
-
-
-
2023-12-11
wangfeng@eswincomputing.com
New
[v2] RISC-V: Add avail interface into function_group_info
[v2] RISC-V: Add avail interface into function_group_info
- - - -
-
-
-
2023-12-08
wangfeng@eswincomputing.com
New
RISC-V: Add avail interface into function_group_info
RISC-V: Add avail interface into function_group_info
- - - -
-
-
-
2023-12-07
wangfeng@eswincomputing.com
New
[4/4,v2] RISC-V: Add crypto vector api-testing cases.
[1/4,v2] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-07
wangfeng@eswincomputing.com
New
[3/4,v2] RISC-V: Add crypto machine descriptions
[1/4,v2] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-07
wangfeng@eswincomputing.com
New
[2/4,v2] RISC-V: Add crypto vector builtin function.
[1/4,v2] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-07
wangfeng@eswincomputing.com
New
[1/4,v2] RISC-V:Add crypto vector implied ISA info.
[1/4,v2] RISC-V:Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-07
wangfeng@eswincomputing.com
New
[4/4] RISC-V: Add crypto vector api-testing cases.
[1/4] RISC-V: Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-06
wangfeng@eswincomputing.com
New
[3/4] RISC-V: Add crypto vector machine descriptions
[1/4] RISC-V: Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-06
wangfeng@eswincomputing.com
New
[2/4] RISC-V: Add crypto vector builtin function.
[1/4] RISC-V: Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-06
wangfeng@eswincomputing.com
New
[1/4] RISC-V: Add crypto vector implied ISA info.
[1/4] RISC-V: Add crypto vector implied ISA info.
- - - -
-
-
-
2023-12-06
wangfeng@eswincomputing.com
New
[v2] RISC-V: Update crypto vector ISA info with latest spec
[v2] RISC-V: Update crypto vector ISA info with latest spec
- - - -
-
-
-
2023-12-04
wangfeng@eswincomputing.com
New
[7/7] RISC-V: Add intrinsic functions for crypto vector Zvksh extension
Untitled series #385024
- - - -
-
-
-
2023-12-04
wangfeng@eswincomputing.com
New
[6/7] RISC-V: Add intrinsic functions for crypto vector Zvksed extension.
Untitled series #385024
- - - -
-
-
-
2023-12-04
wangfeng@eswincomputing.com
New
[5/7] RISC-V: Add intrinsic functions for crypto vector Zvknh[ab] extension
Untitled series #385024
- - - -
-
-
-
2023-12-04
wangfeng@eswincomputing.com
New
[4/7] RISC-V: Add intrinsic functions for crypto vector Zvkned extension
Untitled series #385024
- - - -
-
-
-
2023-12-04
wangfeng@eswincomputing.com
New
[3/7] RISC-V: Add intrinsic functions for crypto vector Zvkg extension
Untitled series #385024
- - - -
-
-
-
2023-12-04
wangfeng@eswincomputing.com
New
[2/7] RISC-V: Add intrinsic functions for crypto vector Zvbc extension
Untitled series #385024
- - - -
-
-
-
2023-12-04
wangfeng@eswincomputing.com
New
RISC-V: Update crypto vector ISA info with latest spec
RISC-V: Update crypto vector ISA info with latest spec
- - - -
-
-
-
2023-11-30
wangfeng@eswincomputing.com
New
[v2] gimple-match.pd Add more optimization for gimple_cond
[v2] gimple-match.pd Add more optimization for gimple_cond
- - - -
-
-
-
2023-11-28
wangfeng@eswincomputing.com
New
gimple-vr-values:Add constraint for gimple-cond optimization
gimple-vr-values:Add constraint for gimple-cond optimization
- - - -
-
-
-
2023-11-23
wangfeng@eswincomputing.com
New
[v6] RISC-V:Optimize the MASK opt generation
[v6] RISC-V:Optimize the MASK opt generation
- - - -
-
-
-
2023-09-12
wangfeng@eswincomputing.com
New
[v5] RISC-V:Optimize the MASK opt generation
[v5] RISC-V:Optimize the MASK opt generation
- - - -
-
-
-
2023-09-08
wangfeng@eswincomputing.com
New
[v4] RISC-V:Optimize the MASK opt generation
[v4] RISC-V:Optimize the MASK opt generation
- - - -
-
-
-
2023-09-07
wangfeng@eswincomputing.com
New
[v3] RISC-V:Optimize the MASK opt generation
[v3] RISC-V:Optimize the MASK opt generation
- - - -
-
-
-
2023-09-06
wangfeng@eswincomputing.com
New
[v2] RISC-V: Optimize the MASK opt generation
[v2] RISC-V: Optimize the MASK opt generation
- - - -
-
-
-
2023-08-31
wangfeng@eswincomputing.com
New
RISC-V: Optimize zbb ins sext.b and sext.h in rv64
RISC-V: Optimize zbb ins sext.b and sext.h in rv64
- - - -
-
-
-
2023-03-24
wangfeng@eswincomputing.com
New
RISC-V: Optimize load memory data in rv64
RISC-V: Optimize load memory data in rv64
- - - -
-
-
-
2023-03-24
wangfeng@eswincomputing.com
New
RISC-V: Optimize the MASK opt generation
RISC-V: Optimize the MASK opt generation
- - - -
-
-
-
2023-03-01
wangfeng@eswincomputing.com
New
[v2,1/1] RISC-V: Optimze the reverse conditions of rotate shift
RISC-V: Optimze the reverse conditions of rotate shift
- - - -
-
-
-
2022-12-06
wangfeng@eswincomputing.com
New
RISC-V: Support the ins "rol" with immediate operand
RISC-V: Support the ins "rol" with immediate operand
- - - -
-
-
-
2022-11-28
wangfeng@eswincomputing.com
New