Show patches with: Submitter = Roger Sayle       |    State = Action Required       |    Archived = No       |   336 patches
« 1 2 3 4 »
Patch Series A/F/R/T S/W/F Date Submitter Delegate State
[x86_64] PR target/109973: CCZmode and CCCmode variants of [v]ptest. [x86_64] PR target/109973: CCZmode and CCCmode variants of [v]ptest. - - - - --- 2023-05-29 Roger Sayle New
Refactor wi::bswap as a function (instead of a method). Refactor wi::bswap as a function (instead of a method). - - - - --- 2023-05-28 Roger Sayle New
PR target/107172: Avoid "unusual" MODE_CC comparisons in simplify-rtx.cc PR target/107172: Avoid "unusual" MODE_CC comparisons in simplify-rtx.cc - - - - --- 2023-05-26 Roger Sayle New
Replace a HWI_COMPUTABLE_MODE_P with wide-int in simplify-rtx.cc. Replace a HWI_COMPUTABLE_MODE_P with wide-int in simplify-rtx.cc. - - - - --- 2023-05-26 Roger Sayle New
[i386] A minor code clean-up: Use NULL_RTX instead of nullptr [i386] A minor code clean-up: Use NULL_RTX instead of nullptr - - - - --- 2023-05-24 Roger Sayle New
PR middle-end/109840: Preserve popcount/parity type in match.pd. PR middle-end/109840: Preserve popcount/parity type in match.pd. - - - - --- 2023-05-23 Roger Sayle New
[x86_64] PR middle-end/109766: Prevent cprop_hardreg bloating code with -Os. [x86_64] PR middle-end/109766: Prevent cprop_hardreg bloating code with -Os. - - - - --- 2023-05-11 Roger Sayle New
match.pd: Simplify popcount(X&Y)+popcount(X|Y) as popcount(X)+popcount(Y) match.pd: Simplify popcount(X&Y)+popcount(X|Y) as popcount(X)+popcount(Y) - - - - --- 2023-05-10 Roger Sayle New
[x86_64] Use [(const_int 0)] idiom consistently in i386.md [x86_64] Use [(const_int 0)] idiom consistently in i386.md - - - - --- 2023-05-10 Roger Sayle New
[take,#3] match.pd: Simplify popcount/parity of bswap/rotate. [take,#3] match.pd: Simplify popcount/parity of bswap/rotate. - - - - --- 2023-05-10 Roger Sayle New
[libgcc] Add bit reversal functions __bitrev[qhsd]i2. [libgcc] Add bit reversal functions __bitrev[qhsd]i2. - - - - --- 2023-05-06 Roger Sayle New
Add RTX codes for BITREVERSE and COPYSIGN. Add RTX codes for BITREVERSE and COPYSIGN. - - - - --- 2023-05-06 Roger Sayle New
nvptx: Add suppport for __builtin_nvptx_brev instrinsic. nvptx: Add suppport for __builtin_nvptx_brev instrinsic. - - - - --- 2023-05-06 Roger Sayle New
[x86_64] Introduce insvti_highpart define_insn_and_split. [x86_64] Introduce insvti_highpart define_insn_and_split. - - - - --- 2023-05-06 Roger Sayle New
Don't call emit_clobber in lower-subreg.cc's resolve_simple_move. Don't call emit_clobber in lower-subreg.cc's resolve_simple_move. - - - - --- 2023-05-06 Roger Sayle New
[Committed] Update xstormy16's neghi2 pattern to not clobber the carry flag. [Committed] Update xstormy16's neghi2 pattern to not clobber the carry flag. - - - - --- 2023-04-30 Roger Sayle New
[xstormy16] Efficient HImode rotate left by a single bit. [xstormy16] Efficient HImode rotate left by a single bit. - - - - --- 2023-04-29 Roger Sayle New
[xstormy16] Recognize/support swpn (swap nibbles) instruction. [xstormy16] Recognize/support swpn (swap nibbles) instruction. - - - - --- 2023-04-29 Roger Sayle New
Synchronize include/ctf.h with upstream binutils/libctf. Synchronize include/ctf.h with upstream binutils/libctf. - - - - --- 2023-04-27 Roger Sayle New
[xstormy16] Add support for byte and word swapping instructions. [xstormy16] Add support for byte and word swapping instructions. - - - - --- 2023-04-25 Roger Sayle New
[Committed] Correct zeroextendqihi2 insn length regression on xstormy16. [Committed] Correct zeroextendqihi2 insn length regression on xstormy16. - - - - --- 2023-04-25 Roger Sayle New
PR rtl-optimization/109476: Use ZERO_EXTEND instead of zeroing a SUBREG. PR rtl-optimization/109476: Use ZERO_EXTEND instead of zeroing a SUBREG. - - - - --- 2023-04-23 Roger Sayle New
[xstormy16] Add extendhisi2 and zero_extendhisi2 patterns to stormy16.md [xstormy16] Add extendhisi2 and zero_extendhisi2 patterns to stormy16.md - - - - --- 2023-04-22 Roger Sayle New
[xstormy16] Improved SImode shifts by two bits. [xstormy16] Improved SImode shifts by two bits. - - - - --- 2023-04-22 Roger Sayle New
[xstormy16] Update xstormy16_rtx_costs. [xstormy16] Update xstormy16_rtx_costs. - - - - --- 2023-04-22 Roger Sayle New
[Committed] New test case gcc.target/avr/pr54816.c [Committed] New test case gcc.target/avr/pr54816.c - - - - --- 2023-04-16 Roger Sayle New
PR middle-end/109031: Fix final value replacement from narrower IVs. PR middle-end/109031: Fix final value replacement from narrower IVs. - - - - --- 2023-03-12 Roger Sayle New
PR rtl-optimization/106594: Preserve zero_extend in combine when cheap. PR rtl-optimization/106594: Preserve zero_extend in combine when cheap. - - - - --- 2023-03-04 Roger Sayle New
[DOC] Document the VEC_PERM_EXPR tree code (and minor clean-ups). [DOC] Document the VEC_PERM_EXPR tree code (and minor clean-ups). - - - - --- 2023-02-04 Roger Sayle New
PR rtl-optimization/106421: ICE in bypass_block from non-local goto. PR rtl-optimization/106421: ICE in bypass_block from non-local goto. - - - - --- 2023-01-09 Roger Sayle New
[x86] PR rtl-optimization/107991: peephole2 to tweak register allocation. [x86] PR rtl-optimization/107991: peephole2 to tweak register allocation. - - - - --- 2023-01-09 Roger Sayle New
[nvptx] Correct pattern for popcountdi2 insn in nvptx.md. [nvptx] Correct pattern for popcountdi2 insn in nvptx.md. - - - - --- 2023-01-09 Roger Sayle New
[x86_64] Introduce insvti_highpart define_insn_and_split. [x86_64] Introduce insvti_highpart define_insn_and_split. - - - - --- 2023-01-05 Roger Sayle New
PR tree-optimization/92342: Optimize b & -(a==c) in match.pd PR tree-optimization/92342: Optimize b & -(a==c) in match.pd - - - - --- 2023-01-03 Roger Sayle New
[x86] Improve ix86_expand_int_movcc to allow condition (mask) sharing. [x86] Improve ix86_expand_int_movcc to allow condition (mask) sharing. - - - - --- 2023-01-02 Roger Sayle New
[x86] PR target/108229: A minor STV compute_convert_gain tweak. [x86] PR target/108229: A minor STV compute_convert_gain tweak. - - - - --- 2023-01-01 Roger Sayle New
Fix RTL simplifications of FFS, POPCOUNT and PARITY. Fix RTL simplifications of FFS, POPCOUNT and PARITY. - - - - --- 2023-01-01 Roger Sayle New
[x86] Provide zero_extend versions/variants of several patterns. [x86] Provide zero_extend versions/variants of several patterns. - - - - --- 2022-12-28 Roger Sayle New
[x86_64] Add post-reload splitter for extendditi2. [x86_64] Add post-reload splitter for extendditi2. - - - - --- 2022-12-28 Roger Sayle New
[x86] Use ix86_expand_clear in ix86_split_ashl. [x86] Use ix86_expand_clear in ix86_split_ashl. - - - - --- 2022-12-28 Roger Sayle New
[Committed] Tweak new gcc.target/i386/pr107548-1.c for -march=cascadelake. [Committed] Tweak new gcc.target/i386/pr107548-1.c for -march=cascadelake. - - - - --- 2022-12-24 Roger Sayle New
[x86] Use movss/movsd to implement V4SI/V2DI VEC_PERM. [x86] Use movss/movsd to implement V4SI/V2DI VEC_PERM. - - - - --- 2022-12-23 Roger Sayle New
[x86] PR target/107548: Handle vec_select in STV. [x86] PR target/107548: Handle vec_select in STV. - - - - --- 2022-12-22 Roger Sayle New
[x86] PR target/106933: Limit TImode STV to SSA-like def-use chains. [x86] PR target/106933: Limit TImode STV to SSA-like def-use chains. - - - - --- 2022-12-22 Roger Sayle New
Optimize (X<<C)+(Y<<C) as (X+Y)<<C for signed addition. Optimize (X<<C)+(Y<<C) as (X+Y)<<C for signed addition. - - - - --- 2022-09-13 Roger Sayle New
PR tree-optimization/71343: Value number X<<2 as X*4. PR tree-optimization/71343: Value number X<<2 as X*4. - - - - --- 2022-09-13 Roger Sayle New
PR target/106877: Robustify reg-stack to malformed asm. PR target/106877: Robustify reg-stack to malformed asm. - - - - --- 2022-09-13 Roger Sayle New
PR rtl-optimization/106594: Preserve zero_extend when cheap. PR rtl-optimization/106594: Preserve zero_extend when cheap. - - - - --- 2022-09-11 Roger Sayle New
[Committed] PR target/106640: Fix use of XINT in TImode compute_convert_gain. [Committed] PR target/106640: Fix use of XINT in TImode compute_convert_gain. - - - - --- 2022-08-17 Roger Sayle New
[x86_64] Support shifts and rotates by integer constants in TImode STV. [x86_64] Support shifts and rotates by integer constants in TImode STV. - - - - --- 2022-08-15 Roger Sayle New
[take,#2] PR tree-optimization/71343: Optimize (X<<C)&(Y<<C) as (X&Y)<<C. [take,#2] PR tree-optimization/71343: Optimize (X<<C)&(Y<<C) as (X&Y)<<C. - - - - --- 2022-08-12 Roger Sayle New
[x86,take,#2] Move V1TI shift/rotate lowering from expand to pre-reload split. [x86,take,#2] Move V1TI shift/rotate lowering from expand to pre-reload split. - - - - --- 2022-08-12 Roger Sayle New
[x86] PR target/106577: force_reg may clobber operands during split. [x86] PR target/106577: force_reg may clobber operands during split. - - - - --- 2022-08-12 Roger Sayle New
[Committed] PR other/106575: Use "signed char" in new fold-eqandshift-4.c [Committed] PR other/106575: Use "signed char" in new fold-eqandshift-4.c - - - - --- 2022-08-10 Roger Sayle New
[x86_64] Use PTEST to perform AND in TImode STV of (A & B) != 0. [x86_64] Use PTEST to perform AND in TImode STV of (A & B) != 0. - - - - --- 2022-08-09 Roger Sayle New
PR tree-optimization/64992: (B << 2) != 0 is B when B is Boolean. PR tree-optimization/64992: (B << 2) != 0 is B when B is Boolean. - - - - --- 2022-08-08 Roger Sayle New
PR tree-optimization/71343: Optimize (X<<C)&(Y<<C) as (X&Y)<<C. PR tree-optimization/71343: Optimize (X<<C)&(Y<<C) as (X&Y)<<C. - - - - --- 2022-08-08 Roger Sayle New
[Committed] Add -mno-stv to new gcc.target/i386/cmpti2.c test case. [Committed] Add -mno-stv to new gcc.target/i386/cmpti2.c test case. - - - - --- 2022-08-07 Roger Sayle New
middle-end: Optimize ((X >> C1) & C2) != C3 for more cases. middle-end: Optimize ((X >> C1) & C2) != C3 for more cases. - - - - --- 2022-08-07 Roger Sayle New
[x86,take,#2] Add peephole2 to reduce double word register shuffling [x86,take,#2] Add peephole2 to reduce double word register shuffling - - - - --- 2022-08-07 Roger Sayle New
[x86] Move V1TI shift/rotate lowering from expand to pre-reload split. [x86] Move V1TI shift/rotate lowering from expand to pre-reload split. - - - - --- 2022-08-05 Roger Sayle New
[x86_64] Allow any immediate constant in *cmp<dwi>_doubleword splitter. [x86_64] Allow any immediate constant in *cmp<dwi>_doubleword splitter. - - - - --- 2022-08-05 Roger Sayle New
middle-end: Allow backend to expand/split double word compare to 0/-1. middle-end: Allow backend to expand/split double word compare to 0/-1. - - - - --- 2022-08-03 Roger Sayle New
[x86] PR target/47949: Use xchg to move from/to AX_REG with -Oz. [x86] PR target/47949: Use xchg to move from/to AX_REG with -Oz. - - - - --- 2022-08-02 Roger Sayle New
[take,#2] Some additional zero-extension related optimizations in simplify-rtx. [take,#2] Some additional zero-extension related optimizations in simplify-rtx. - - - - --- 2022-08-02 Roger Sayle New
[x86] Improved pre-reload split of double word comparison against -1. [x86] Improved pre-reload split of double word comparison against -1. - - - - --- 2022-08-02 Roger Sayle New
[x86_64] PR target/106481: Handle CONST_WIDE_INT in REG_EQUAL during STV. [x86_64] PR target/106481: Handle CONST_WIDE_INT in REG_EQUAL during STV. - - - - --- 2022-08-01 Roger Sayle New
[Ada] Update configure to check for a recent gnat Ada compiler. [Ada] Update configure to check for a recent gnat Ada compiler. - - - - --- 2022-07-30 Roger Sayle New
PR bootstrap/106472: Add libgo depends on libbacktrace to Makefile.def PR bootstrap/106472: Add libgo depends on libbacktrace to Makefile.def - - - - --- 2022-07-30 Roger Sayle New
[x86_64,take,#2] PR target/106450: Tweak timode_remove_non_convertible_regs. [x86_64,take,#2] PR target/106450: Tweak timode_remove_non_convertible_regs. - - - - --- 2022-07-30 Roger Sayle New
[x86_64] Add rotl64ti2_doubleword pattern to i386.md [x86_64] Add rotl64ti2_doubleword pattern to i386.md - - - - --- 2022-07-29 Roger Sayle New
[x86] Support logical shifts by (some) integer constants in TImode STV. [x86] Support logical shifts by (some) integer constants in TImode STV. - - - - --- 2022-07-28 Roger Sayle New
[x86_64] PR target/106450: Tweak timode_remove_non_convertible_regs. [x86_64] PR target/106450: Tweak timode_remove_non_convertible_regs. - - - - --- 2022-07-28 Roger Sayle New
Some additional zero-extension related optimizations in simplify-rtx. Some additional zero-extension related optimizations in simplify-rtx. - - - - --- 2022-07-27 Roger Sayle New
middle-end: More support for ABIs that pass FP values as wider ints. middle-end: More support for ABIs that pass FP values as wider ints. - - - - --- 2022-07-26 Roger Sayle New
Add new target hook: simplify_modecc_const. Add new target hook: simplify_modecc_const. - - - - --- 2022-07-26 Roger Sayle New
[Documentation] Correct RTL documentation: (use (mem ...)) is allowed. [Documentation] Correct RTL documentation: (use (mem ...)) is allowed. - - - - --- 2022-07-23 Roger Sayle New
[x86,take,#3] PR target/91681: zero_extendditi2 pattern for more optimizations. [x86,take,#3] PR target/91681: zero_extendditi2 pattern for more optimizations. - - - - --- 2022-07-23 Roger Sayle New
[x86] PR target/106303: Fix TImode STV related failures. [x86] PR target/106303: Fix TImode STV related failures. - - - - --- 2022-07-23 Roger Sayle New
[x86_64] PR target/106231: Optimize (any_extend:DI (ctz:SI ...)). [x86_64] PR target/106231: Optimize (any_extend:DI (ctz:SI ...)). - - - - --- 2022-07-16 Roger Sayle New
[AVX512] Add UNSPEC_MASKOP to kupck<mode> instructions in sse.md. [AVX512] Add UNSPEC_MASKOP to kupck<mode> instructions in sse.md. - - - - --- 2022-07-16 Roger Sayle New
[middle-end] PR c/106264: Silence warnings from __builtin_modf et al. [middle-end] PR c/106264: Silence warnings from __builtin_modf et al. - - - - --- 2022-07-16 Roger Sayle New
[x86] Fix issue with x86_64_const_vector_operand predicate. [x86] Fix issue with x86_64_const_vector_operand predicate. - - - - --- 2022-07-16 Roger Sayle New
[x86] PR target/106273: Add earlyclobber to *andn<dwi>3_doubleword_bmi [x86] PR target/106273: Add earlyclobber to *andn<dwi>3_doubleword_bmi - - - - --- 2022-07-15 Roger Sayle New
PR target/106278: Keep REG_EQUAL notes consistent during TImode STV. PR target/106278: Keep REG_EQUAL notes consistent during TImode STV. - - - - --- 2022-07-14 Roger Sayle New
Move reload_completed and other rtl.h globals to crtl structure. Move reload_completed and other rtl.h globals to crtl structure. - - - - --- 2022-07-10 Roger Sayle New
[x86_64] Improved Scalar-To-Vector (STV) support for TImode to V1TImode. [x86_64] Improved Scalar-To-Vector (STV) support for TImode to V1TImode. - - - - --- 2022-07-09 Roger Sayle New
[gcc12,backport] PR target/105930: Split *xordi3_doubleword after reload on x86. [gcc12,backport] PR target/105930: Split *xordi3_doubleword after reload on x86. - - - - --- 2022-07-09 Roger Sayle New
[x86] Fun with flags: Adding stc/clc instructions to i386.md. [x86] Fun with flags: Adding stc/clc instructions to i386.md. - - - - --- 2022-07-08 Roger Sayle New
Be careful with MODE_CC in simplify_const_relational_operation. Be careful with MODE_CC in simplify_const_relational_operation. - - - - --- 2022-07-07 Roger Sayle New
[PATCH/RFC] combine_completed global variable. [PATCH/RFC] combine_completed global variable. - - - - --- 2022-07-07 Roger Sayle New
[x86] Support *testdi_not_doubleword during STV pass. [x86] Support *testdi_not_doubleword during STV pass. - - - - --- 2022-07-07 Roger Sayle New
[x86,take,#2] Doubleword version of and; cmp to not; test optimization. [x86,take,#2] Doubleword version of and; cmp to not; test optimization. - - - - --- 2022-07-04 Roger Sayle New
[Committed] Add constraints to new andn<dwi>_doubleword_bmi pattern in i386.md. [Committed] Add constraints to new andn<dwi>_doubleword_bmi pattern in i386.md. - - - - --- 2022-07-01 Roger Sayle New
[x86] PR target/106122: Don't update %esp via the stack with -Oz. [x86] PR target/106122: Don't update %esp via the stack with -Oz. - - - - --- 2022-06-30 Roger Sayle New
[x86] UNSPEC_PALIGNR optimizations and clean-ups. [x86] UNSPEC_PALIGNR optimizations and clean-ups. - - - - --- 2022-06-30 Roger Sayle New
[x86,take,#2] Double word logical operation clean-ups in i386.md. [x86,take,#2] Double word logical operation clean-ups in i386.md. - - - - --- 2022-06-30 Roger Sayle New
[x86] Double word logical operation clean-ups in i386.md. [x86] Double word logical operation clean-ups in i386.md. - - - - --- 2022-06-28 Roger Sayle New
[rs6000] Improve constant integer multiply using rldimi. [rs6000] Improve constant integer multiply using rldimi. - - - - --- 2022-06-26 Roger Sayle New
[x86] Use xchg for DImode double word rotate by 32 bits with -m32. [x86] Use xchg for DImode double word rotate by 32 bits with -m32. - - - - --- 2022-06-26 Roger Sayle New
« 1 2 3 4 »