Toggle navigation
Patchwork
GNU Compiler Collection
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Li, Pan2
| State =
Action Required
| 212 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
davem
davem
davem
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
goliath
martineau
tytso
danielschwierzeck
tpetazzoni
mariosix
dcaratti
ovsrobot
ovsrobot
aserdean
XiaoYang
hs
khem
mkorpershoek
marex
liwang
apritzel
danielhb
groug
npiggin
mmichelson
pareddja
robimarko
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
981213
0andriy
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
monstr
vigneshr
mraynal
stewart
stewart
jacmet
freenix
kabel
rfried
jagan
wsa
arbab
metan
Jaehoon
rsalvaterra
adrianschmutzler
hegdevasant
hegdevasant
ehristev
bmeng
ukleinek
ukleinek
ag
xypron
horms
rmilecki
rmilecki
akumar
ivanhu
sjg
prom
kevery
abelloni
trini
apconole
wbx
svanheule
pablo
pablo
chleroy
Hauke
Hauke
legoater
legoater
legoater
rw
rw
bjonglez
ynezz
pevik
aik
xback
xback
richiejp
dangole
dangole
sbabic
sbabic
forty
next_ghost
anuppatel
anuppatel
echaudron
acer
benh
rgrimm
pratyush
segher
passgat
jms
jms
jms
mans0n
ruscur
Andes
jmberg
ymorin
ymorin
numans
linusw
linusw
festevam
jk
jk
jk
jk
xuyang
kubu
matthias_bgg
tambarus
pbrobinson
imaximets
apalos
dceara
strlen
strlen
spectrum
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
calebccff
anguy11
robh
nbd
nbd
paulus
stroese
jm
Apply
«
1
2
3
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[v1] RISC-V: Implement .SAT_SUB for unsigned scalar int
[v1] RISC-V: Implement .SAT_SUB for unsigned scalar int
- - - -
-
-
-
2024-06-05
Li, Pan2
New
[v1,5/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 5
[v1,1/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 1
- - - -
-
-
-
2024-06-03
Li, Pan2
New
[v1,4/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 4
[v1,1/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 1
- - - -
-
-
-
2024-06-03
Li, Pan2
New
[v1,3/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 3
[v1,1/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 1
- - - -
-
-
-
2024-06-03
Li, Pan2
New
[v1,2/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 2
[v1,1/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 1
- - - -
-
-
-
2024-06-03
Li, Pan2
New
[v1,1/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 1
[v1,1/5] RISC-V: Add testcases for scalar unsigned SAT_ADD form 1
- - - -
-
-
-
2024-06-03
Li, Pan2
New
[v6] Match: Support more form for scalar unsigned SAT_ADD
[v6] Match: Support more form for scalar unsigned SAT_ADD
- - - -
-
-
-
2024-05-31
Li, Pan2
New
[v5] Match: Support more form for scalar unsigned SAT_ADD
[v5] Match: Support more form for scalar unsigned SAT_ADD
- - - -
-
-
-
2024-05-31
Li, Pan2
New
[v4] Match: Support more form for scalar unsigned SAT_ADD
[v4] Match: Support more form for scalar unsigned SAT_ADD
- - - -
-
-
-
2024-05-30
Li, Pan2
New
[v1] Vect: Support IFN SAT_SUB for unsigned vector int
[v1] Vect: Support IFN SAT_SUB for unsigned vector int
- - - -
-
-
-
2024-05-29
Li, Pan2
New
[v1] Internal-fn: Support new IFN SAT_SUB for unsigned scalar int
[v1] Internal-fn: Support new IFN SAT_SUB for unsigned scalar int
- - - -
-
-
-
2024-05-28
Li, Pan2
New
[v1] Internal-fn: Add new IFN mask_len_strided_load/store
[v1] Internal-fn: Add new IFN mask_len_strided_load/store
- - - -
-
-
-
2024-05-28
Li, Pan2
New
[v3] Match: Support more form for scalar unsigned SAT_ADD
[v3] Match: Support more form for scalar unsigned SAT_ADD
- - - -
-
-
-
2024-05-27
Li, Pan2
New
[v1] Gen-Match: Fix gen_kids_1 right hand braces mis-alignment
[v1] Gen-Match: Fix gen_kids_1 right hand braces mis-alignment
- - - -
-
-
-
2024-05-26
Li, Pan2
New
[v4] Match: Add overloaded types_match to avoid code dup [NFC]
[v4] Match: Add overloaded types_match to avoid code dup [NFC]
- - - -
-
-
-
2024-05-23
Li, Pan2
New
[v2] Match: Support branch form for unsigned SAT_ADD
[v2] Match: Support branch form for unsigned SAT_ADD
- - - -
-
-
-
2024-05-22
Li, Pan2
New
[v2] Match: Support __builtin_add_overflow branch form for unsigned SAT_ADD
[v2] Match: Support __builtin_add_overflow branch form for unsigned SAT_ADD
- - - -
-
-
-
2024-05-22
Li, Pan2
New
[v1,2/2] RISC-V: Add test cases for __builtin_add_overflow branch form unsigned SAT_ADD
[v1,1/2] Match: Support __builtin_add_overflow branch form for unsigned SAT_ADD
- - - -
-
-
-
2024-05-21
Li, Pan2
New
[v1,1/2] Match: Support __builtin_add_overflow branch form for unsigned SAT_ADD
[v1,1/2] Match: Support __builtin_add_overflow branch form for unsigned SAT_ADD
- - - -
-
-
-
2024-05-21
Li, Pan2
New
[v3] Match: Extract ternary_integer_types_match_p helper func [NFC]
[v3] Match: Extract ternary_integer_types_match_p helper func [NFC]
- - - -
-
-
-
2024-05-21
Li, Pan2
New
[v1,2/2] RISC-V: Add test cases for branch form unsigned SAT_ADD
[v1,1/2] Match: Support branch form for unsigned SAT_ADD
- - - -
-
-
-
2024-05-20
Li, Pan2
New
[v1,1/2] Match: Support branch form for unsigned SAT_ADD
[v1,1/2] Match: Support branch form for unsigned SAT_ADD
- - - -
-
-
-
2024-05-20
Li, Pan2
New
[v2] Match: Extract integer_types_ternary_match helper to avoid code dup [NFC]
[v2] Match: Extract integer_types_ternary_match helper to avoid code dup [NFC]
- - - -
-
-
-
2024-05-20
Li, Pan2
New
[v1,2/2] RISC-V: Add test cases for __builtin_add_overflow branchless unsigned SAT_ADD
[v1,1/2] Match: Support __builtin_add_overflow for branchless unsigned SAT_ADD
- - - -
-
-
-
2024-05-19
Li, Pan2
New
[v1,1/2] Match: Support __builtin_add_overflow for branchless unsigned SAT_ADD
[v1,1/2] Match: Support __builtin_add_overflow for branchless unsigned SAT_ADD
- - - -
-
-
-
2024-05-19
Li, Pan2
New
[v1] Match: Extract integer_types_ternary_match helper to avoid code dup [NFC]
[v1] Match: Extract integer_types_ternary_match helper to avoid code dup [NFC]
- - - -
-
-
-
2024-05-19
Li, Pan2
New
[v6] RISC-V: Implement IFN SAT_ADD for both the scalar and vector
[v6] RISC-V: Implement IFN SAT_ADD for both the scalar and vector
- - - -
-
-
-
2024-05-17
Li, Pan2
New
[v1] RISC-V: Cleanup some temporally files [NFC]
[v1] RISC-V: Cleanup some temporally files [NFC]
- - - -
-
-
-
2024-05-16
Li, Pan2
New
[v2,3/3] RISC-V: Enable vectorizable early exit testsuite
[v2,1/3] Vect: Support loop len in vectorizable early exit
- - - -
-
-
-
2024-05-16
Li, Pan2
New
[v2,2/3] RISC-V: Implement vectorizable early exit with vcond_mask_len
[v2,1/3] Vect: Support loop len in vectorizable early exit
- - - -
-
-
-
2024-05-16
Li, Pan2
New
[v2,1/3] Vect: Support loop len in vectorizable early exit
[v2,1/3] Vect: Support loop len in vectorizable early exit
- - - -
-
-
-
2024-05-16
Li, Pan2
New
[v5,3/3] RISC-V: Implement IFN SAT_ADD for both the scalar and vector
[v5,1/3] Internal-fn: Support new IFN SAT_ADD for unsigned scalar int
- - - -
-
-
-
2024-05-15
Li, Pan2
New
[v5,2/3] Vect: Support new IFN SAT_ADD for unsigned vector int
[v5,1/3] Internal-fn: Support new IFN SAT_ADD for unsigned scalar int
- - - -
-
-
-
2024-05-15
Li, Pan2
New
[v5,1/3] Internal-fn: Support new IFN SAT_ADD for unsigned scalar int
[v5,1/3] Internal-fn: Support new IFN SAT_ADD for unsigned scalar int
- - - -
-
-
-
2024-05-15
Li, Pan2
New
[committed] RISC-V: Fix format issue for trailing operator [NFC]
[committed] RISC-V: Fix format issue for trailing operator [NFC]
- - - -
-
-
-
2024-05-14
Li, Pan2
New
[v1,3/3] RISC-V: Enable vectorizable early exit test
[v1,1/3] Vect: Support loop len in vectorizable early exit
- - - -
-
-
-
2024-05-13
Li, Pan2
New
[v1,2/3] RISC-V: Implement vectorizable early exit with vcond_mask_len
[v1,1/3] Vect: Support loop len in vectorizable early exit
- - - -
-
-
-
2024-05-13
Li, Pan2
New
[v1,1/3] Vect: Support loop len in vectorizable early exit
[v1,1/3] Vect: Support loop len in vectorizable early exit
- - - -
-
-
-
2024-05-13
Li, Pan2
New
[v1] RISC-V: Bugfix ICE for RVV intrinisc vfw on _Float16 scalar
[v1] RISC-V: Bugfix ICE for RVV intrinisc vfw on _Float16 scalar
- - - -
-
-
-
2024-05-11
Li, Pan2
New
[v1] RISC-V: Make full-vec-move1.c test robust for optimization
[v1] RISC-V: Make full-vec-move1.c test robust for optimization
- - - -
-
-
-
2024-05-09
Li, Pan2
New
[v4,3/3] RISC-V: Implement IFN SAT_ADD for both the scalar and vector
[v1] Internal-fn: Introduce new internal function SAT_ADD
- - - -
-
-
-
2024-05-06
Li, Pan2
New
[v4,2/3] VECT: Support new IFN SAT_ADD for unsigned vector int
[v1] Internal-fn: Introduce new internal function SAT_ADD
- - - -
-
-
-
2024-05-06
Li, Pan2
New
[v4,1/3] Internal-fn: Support new IFN SAT_ADD for unsigned scalar int
[v4,1/3] Internal-fn: Support new IFN SAT_ADD for unsigned scalar int
- - - -
-
-
-
2024-05-06
Li, Pan2
New
[v4] DSE: Fix ICE after allow vector type in get_stored_val
[v4] DSE: Fix ICE after allow vector type in get_stored_val
- - - -
-
-
-
2024-05-03
Li, Pan2
New
[v3] DSE: Fix ICE after allow vector type in get_stored_val
[v3] DSE: Fix ICE after allow vector type in get_stored_val
- - - -
-
-
-
2024-04-30
Li, Pan2
New
[v3] Internal-fn: Introduce new internal function SAT_ADD
[v3] Internal-fn: Introduce new internal function SAT_ADD
- - - -
-
-
-
2024-04-29
Li, Pan2
New
[v2] RISC-V: Fix ICE for legitimize move on subreg const_poly_int [PR114885]
[v2] RISC-V: Fix ICE for legitimize move on subreg const_poly_int [PR114885]
- - - -
-
-
-
2024-04-29
Li, Pan2
New
[v1] RISC-V: Fix ICE for legitimize move on subreg const_poly_move
[v1] RISC-V: Fix ICE for legitimize move on subreg const_poly_move
- - - -
-
-
-
2024-04-28
Li, Pan2
New
[v1] RISC-V: Add test cases for insn does not satisfy its constraints [PR114714]
[v1] RISC-V: Add test cases for insn does not satisfy its constraints [PR114714]
- - - -
-
-
-
2024-04-25
Li, Pan2
New
[v1] RISC-V: Add xfail test case for highpart register overlap of vwcvt
[v1] RISC-V: Add xfail test case for highpart register overlap of vwcvt
- - - -
-
-
-
2024-04-25
Li, Pan2
New
[v1] RISC-V: Add early clobber to the dest of vwsll
[v1] RISC-V: Add early clobber to the dest of vwsll
- - - -
-
-
-
2024-04-25
Li, Pan2
New
[v1] Revert "RISC-V: Support highpart register overlap for vwcvt"
[v1] Revert "RISC-V: Support highpart register overlap for vwcvt"
- - - -
-
-
-
2024-04-24
Li, Pan2
New
[v1] RISC-V: Add xfail test case for highpart overlap of vext.vf
[v1] RISC-V: Add xfail test case for highpart overlap of vext.vf
- - - -
-
-
-
2024-04-24
Li, Pan2
New
[v1] RISC-V: Adjust overlap attr after revert d3544cea63d and e65aaf8efe1
[v1] RISC-V: Adjust overlap attr after revert d3544cea63d and e65aaf8efe1
- - - -
-
-
-
2024-04-22
Li, Pan2
New
[v1] RISC-V: Add xfail test case for highpart overlap floating-point widen insn
[v1] RISC-V: Add xfail test case for highpart overlap floating-point widen insn
- - - -
-
-
-
2024-04-22
Li, Pan2
New
[v2] RISC-V: Add xfail test case for indexed load overlap with SRC EEW < DEST EEW
[v2] RISC-V: Add xfail test case for indexed load overlap with SRC EEW < DEST EEW
- - - -
-
-
-
2024-04-22
Li, Pan2
New
[v1] RISC-V: Add xfail test case for indexed load overlap with SRC EEW < DEST EEW
[v1] RISC-V: Add xfail test case for indexed load overlap with SRC EEW < DEST EEW
- - - -
-
-
-
2024-04-22
Li, Pan2
New
[v1] RISC-V: Add xfail test case for highest-number regno ternary overlap
[v1] RISC-V: Add xfail test case for highest-number regno ternary overlap
- - - -
-
-
-
2024-04-22
Li, Pan2
New
[v1] RISC-V: Add xfail test case for widening register overlap of vf4/vf8
[v1] RISC-V: Add xfail test case for widening register overlap of vf4/vf8
- - - -
-
-
-
2024-04-22
Li, Pan2
New
[v1] RISC-V: Add xfail test case for highpart register overlap of vx/vf widen
[v1] RISC-V: Add xfail test case for highpart register overlap of vx/vf widen
- - - -
-
-
-
2024-04-21
Li, Pan2
New
[v1] RISC-V: Add xfail test case for incorrect overlap on v0
[v1] RISC-V: Add xfail test case for incorrect overlap on v0
- - - -
-
-
-
2024-04-20
Li, Pan2
New
RISC-V: Add xfail test case for wv insn highest overlap
RISC-V: Add xfail test case for wv insn highest overlap
- - - -
-
-
-
2024-04-20
Li, Pan2
New
[v2] RISC-V: Add xfail test case for wv insn register overlap
[v2] RISC-V: Add xfail test case for wv insn register overlap
- - - -
-
-
-
2024-04-20
Li, Pan2
New
[v1] RISC-V: Add xfail test case for wv insn register overlap
[v1] RISC-V: Add xfail test case for wv insn register overlap
- - - -
-
-
-
2024-04-20
Li, Pan2
New
[v1] RISC-V: Revert RVV wv instructions overlap and xfail tests
[v1] RISC-V: Revert RVV wv instructions overlap and xfail tests
- - - -
-
-
-
2024-04-19
Li, Pan2
New
[committed] RISC-V: Fix Werror=sign-compare in riscv_validate_vector_type
[committed] RISC-V: Fix Werror=sign-compare in riscv_validate_vector_type
- - - -
-
-
-
2024-04-12
Li, Pan2
New
[v1] RISC-V: Bugfix ICE non-vector in TARGET_FUNCTION_VALUE_REGNO_P
[v1] RISC-V: Bugfix ICE non-vector in TARGET_FUNCTION_VALUE_REGNO_P
- - - -
-
-
-
2024-04-12
Li, Pan2
New
[v1] RISC-V: Remove -Wno-psabi for test build option [NFC]
[v1] RISC-V: Remove -Wno-psabi for test build option [NFC]
- - - -
-
-
-
2024-04-11
Li, Pan2
New
[v1] RISC-V: Bugfix ICE for the vector return arg in mode switch
[v1] RISC-V: Bugfix ICE for the vector return arg in mode switch
- - - -
-
-
-
2024-04-11
Li, Pan2
New
[v1] RISC-V: Refine the error msg for RVV intrinisc required ext
[v1] RISC-V: Refine the error msg for RVV intrinisc required ext
- - - -
-
-
-
2024-04-08
Li, Pan2
New
[v2] Internal-fn: Introduce new internal function SAT_ADD
[v2] Internal-fn: Introduce new internal function SAT_ADD
- - - -
-
-
-
2024-04-07
Li, Pan2
New
[v1] Internal-fn: Introduce new internal function SAT_ADD
[v1] Internal-fn: Introduce new internal function SAT_ADD
- - - -
-
-
-
2024-04-06
Li, Pan2
New
[v2] RISC-V: Allow RVV intrinsic for more function target
[v2] RISC-V: Allow RVV intrinsic for more function target
- - - -
-
-
-
2024-04-02
Li, Pan2
New
RISC-V: Fix one unused varable in riscv_subset_list::parse
RISC-V: Fix one unused varable in riscv_subset_list::parse
- - - -
-
-
-
2024-03-30
Li, Pan2
New
RISC-V: Fix misspelled term builtin in error message
RISC-V: Fix misspelled term builtin in error message
- - - -
-
-
-
2024-03-30
Li, Pan2
New
[v1] RISC-V: Allow RVV intrinsic for more function target
[v1] RISC-V: Allow RVV intrinsic for more function target
- - - -
-
-
-
2024-03-27
Li, Pan2
New
[v1] RISC-V: Allow RVV intrinsic when function target("arch=+v")
[v1] RISC-V: Allow RVV intrinsic when function target("arch=+v")
- - - -
-
-
-
2024-03-25
Li, Pan2
New
[v4] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV
[v4] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV
- - - -
-
-
-
2024-03-22
Li, Pan2
New
[v2] RISC-V: Bugfix ICE for __attribute__((target("arch=+v"))
[v2] RISC-V: Bugfix ICE for __attribute__((target("arch=+v"))
- - - -
-
-
-
2024-03-22
Li, Pan2
New
[v1] RISC-V: Bugfix function target attribute pollution
[v1] RISC-V: Bugfix function target attribute pollution
- - - -
-
-
-
2024-03-20
Li, Pan2
New
[v1] RISC-V: Bugfix ICE for __attribute__((target("arch=+v"))
[v1] RISC-V: Bugfix ICE for __attribute__((target("arch=+v"))
- - - -
-
-
-
2024-03-18
Li, Pan2
New
[v1] RISC-V: Fix some code style issue(s) in riscv-c.cc [NFC]
[v1] RISC-V: Fix some code style issue(s) in riscv-c.cc [NFC]
- - - -
-
-
-
2024-03-12
Li, Pan2
New
[v3] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV
[v3] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV
- - - -
-
-
-
2024-03-12
Li, Pan2
New
[v2] VECT: Fix ICE for vectorizable LD/ST when both len and store are enabled
[v2] VECT: Fix ICE for vectorizable LD/ST when both len and store are enabled
- - - -
-
-
-
2024-03-10
Li, Pan2
New
[v1] VECT: Bugfix ICE for vectorizable_store when both len and mask
[v1] VECT: Bugfix ICE for vectorizable_store when both len and mask
- - - -
-
-
-
2024-03-08
Li, Pan2
New
[v2] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV
[v2] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV
- - - -
-
-
-
2024-03-06
Li, Pan2
New
[v1] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV
[v1] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV
- - - -
-
-
-
2024-03-06
Li, Pan2
New
[v1] RISC-V: Cleanup unused code in riscv_v_adjust_bytesize [NFC]
[v1] RISC-V: Cleanup unused code in riscv_v_adjust_bytesize [NFC]
- - - -
-
-
-
2024-03-05
Li, Pan2
New
[v4] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
[v4] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
- - - -
-
-
-
2024-03-01
Li, Pan2
New
[v3] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
[v3] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
- - - -
-
-
-
2024-02-28
Li, Pan2
New
[v3] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
[v3] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
- - - -
-
-
-
2024-02-28
Li, Pan2
New
[v2] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
[v2] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
- - - -
-
-
-
2024-02-28
Li, Pan2
New
[v2] DSE: Bugfix ICE after allow vector type in get_stored_val
[v2] DSE: Bugfix ICE after allow vector type in get_stored_val
- - - -
-
-
-
2024-02-26
Li, Pan2
New
[v1] RTL: Bugfix ICE after allow vector type in DSE
[v1] RTL: Bugfix ICE after allow vector type in DSE
- - - -
-
-
-
2024-02-26
Li, Pan2
New
[v2] Draft|Internal-fn: Introduce internal fn saturation US_PLUS
[v2] Draft|Internal-fn: Introduce internal fn saturation US_PLUS
- - - -
-
-
-
2024-02-24
Li, Pan2
New
[v1] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
[v1] RISC-V: Introduce gcc option mrvv-vector-bits for RVV
- - - -
-
-
-
2024-02-23
Li, Pan2
New
[v1] RISC-V: Upgrade RVV intrinsic version to 0.12
[v1] RISC-V: Upgrade RVV intrinsic version to 0.12
- - - -
-
-
-
2024-02-21
Li, Pan2
New
[v1] Internal-fn: Add new internal function SAT_ADDU
[v1] Internal-fn: Add new internal function SAT_ADDU
- - - -
-
-
-
2024-02-17
Li, Pan2
New
[v1] RISC-V: Fix misspelled term args in error_at message
[v1] RISC-V: Fix misspelled term args in error_at message
- - - -
-
-
-
2024-02-10
Li, Pan2
New
[v1] RISC-V: Bugfix for RVV overloaded intrinsic ICE in function checker
[v1] RISC-V: Bugfix for RVV overloaded intrinsic ICE in function checker
- - - -
-
-
-
2024-02-07
Li, Pan2
New
«
1
2
3
»