diff mbox series

dt-bindings: interrupt-controller: sifive,plic: Sort compatible values

Message ID 9cbf54da1ace03d7a45f28230fd99954d8c0d141.1683725029.git.geert+renesas@glider.be
State Not Applicable, archived
Headers show
Series dt-bindings: interrupt-controller: sifive,plic: Sort compatible values | expand

Checks

Context Check Description
robh/checkpatch success
robh/patch-applied success
robh/dt-meta-schema fail build log

Commit Message

Geert Uytterhoeven May 10, 2023, 1:26 p.m. UTC
Restore alphabetical sort order of the supported SiFive-compatible
values.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
---
 .../bindings/interrupt-controller/sifive,plic-1.0.0.yaml        | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

Comments

Krzysztof Kozlowski May 10, 2023, 2:22 p.m. UTC | #1
On 10/05/2023 15:26, Geert Uytterhoeven wrote:
> Restore alphabetical sort order of the supported SiFive-compatible
> values.
> 
> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
> ---


Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>

Best regards,
Krzysztof
Conor Dooley May 10, 2023, 3:42 p.m. UTC | #2
On Wed, May 10, 2023 at 03:26:00PM +0200, Geert Uytterhoeven wrote:
> Restore alphabetical sort order of the supported SiFive-compatible
> values.

Whoops, I probably should have noticed this when the StarFive folks
added their entries.

Reviewed-by: Conor Dooley <conor.dooley@microchip.com>

Thanks,
Conor.
Conor Dooley May 18, 2023, 9:12 p.m. UTC | #3
On Wed, May 10, 2023 at 03:26:00PM +0200, Geert Uytterhoeven wrote:
> Restore alphabetical sort order of the supported SiFive-compatible
> values.
> 
> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

Palmer has assigned this one to me on the RISC-V patchwork, any objections
to me taking it via the riscv-dt tree Marc? There's some other patches for
a new platform that's almost ready touching the file too, so if you don't
mind I'd like to grab this one.

Cheers,
Conor.
Conor Dooley May 25, 2023, 9:55 p.m. UTC | #4
On Thu, May 18, 2023 at 10:12:11PM +0100, Conor Dooley wrote:
> On Wed, May 10, 2023 at 03:26:00PM +0200, Geert Uytterhoeven wrote:
> > Restore alphabetical sort order of the supported SiFive-compatible
> > values.
> > 
> > Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
> 
> Palmer has assigned this one to me on the RISC-V patchwork, any objections
> to me taking it via the riscv-dt tree Marc? There's some other patches for
> a new platform that's almost ready touching the file too, so if you don't
> mind I'd like to grab this one.

Given the lack of objections, I've picked it up. Happy to drop again if
that's not okay.

Applied to riscv-dt-for-next, thanks!

[1/1] dt-bindings: timer: sifive,clint: Clean up compatible value section
      https://git.kernel.org/conor/c/1bd2339df1b5

Thanks,
Conor.
diff mbox series

Patch

diff --git a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
index f75736a061af7778..292556cb367dec61 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
+++ b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
@@ -57,10 +57,10 @@  properties:
           - const: andestech,nceplic100
       - items:
           - enum:
+              - canaan,k210-plic
               - sifive,fu540-c000-plic
               - starfive,jh7100-plic
               - starfive,jh7110-plic
-              - canaan,k210-plic
           - const: sifive,plic-1.0.0
       - items:
           - enum: