diff mbox series

dt-bindings: xilinx: Remove Rajan, Jolly and Manish

Message ID 9b252dd71c82593fa6b137eca2174d9ab6e57f7a.1684828606.git.michal.simek@amd.com
State Not Applicable, archived
Headers show
Series dt-bindings: xilinx: Remove Rajan, Jolly and Manish | expand

Checks

Context Check Description
robh/checkpatch success
robh/patch-applied fail build log

Commit Message

Michal Simek May 23, 2023, 7:56 a.m. UTC
Rajan, Jolly and Manish are no longer work for AMD/Xilinx and there is no
activity from them to continue to maintain bindings that's why remove them.

Signed-off-by: Michal Simek <michal.simek@amd.com>
---

 Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml    | 2 --
 .../bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml        | 1 -
 .../bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml         | 1 -
 .../devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml        | 1 -
 4 files changed, 5 deletions(-)

Comments

Conor Dooley May 23, 2023, 5:03 p.m. UTC | #1
On Tue, May 23, 2023 at 09:56:57AM +0200, Michal Simek wrote:
> Rajan, Jolly and Manish are no longer work for AMD/Xilinx and there is no
> activity from them to continue to maintain bindings that's why remove them.
> 
> Signed-off-by: Michal Simek <michal.simek@amd.com>

Acked-by: Conor Dooley <conor.dooley@microchip.com>

Thanks,
Conor.
Michal Simek June 5, 2023, 11:17 a.m. UTC | #2
On 5/23/23 09:56, Michal Simek wrote:
> Rajan, Jolly and Manish are no longer work for AMD/Xilinx and there is no
> activity from them to continue to maintain bindings that's why remove them.
> 
> Signed-off-by: Michal Simek <michal.simek@amd.com>
> ---
> 
>   Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml    | 2 --
>   .../bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml        | 1 -
>   .../bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml         | 1 -
>   .../devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml        | 1 -
>   4 files changed, 5 deletions(-)
> 
> diff --git a/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml b/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
> index 93ae349cf9e9..5cbb34d0b61b 100644
> --- a/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
> +++ b/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
> @@ -8,8 +8,6 @@ title: Xilinx Versal clock controller
>   
>   maintainers:
>     - Michal Simek <michal.simek@amd.com>
> -  - Jolly Shah <jolly.shah@xilinx.com>
> -  - Rajan Vaja <rajan.vaja@xilinx.com>
>   
>   description: |
>     The clock controller is a hardware block of Xilinx versal clock tree. It
> diff --git a/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml b/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
> index 6b62d5d83476..87ff9ee098f5 100644
> --- a/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
> +++ b/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
> @@ -8,7 +8,6 @@ title: Synopsys DesignWare Universal Multi-Protocol Memory Controller
>   
>   maintainers:
>     - Krzysztof Kozlowski <krzk@kernel.org>
> -  - Manish Narani <manish.narani@xilinx.com>
>     - Michal Simek <michal.simek@amd.com>
>   
>   description: |
> diff --git a/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml b/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
> index 7864a1c994eb..75143db51411 100644
> --- a/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
> +++ b/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
> @@ -8,7 +8,6 @@ title: Zynq A05 DDR Memory Controller
>   
>   maintainers:
>     - Krzysztof Kozlowski <krzk@kernel.org>
> -  - Manish Narani <manish.narani@xilinx.com>
>     - Michal Simek <michal.simek@amd.com>
>   
>   description:
> diff --git a/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
> index cdebfa991e06..24ad0614e61b 100644
> --- a/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
> +++ b/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
> @@ -8,7 +8,6 @@ title: Xilinx ZynqMP Pinctrl
>   
>   maintainers:
>     - Sai Krishna Potthuri <sai.krishna.potthuri@amd.com>
> -  - Rajan Vaja <rajan.vaja@xilinx.com>
>   
>   description: |
>     Please refer to pinctrl-bindings.txt in this directory for details of the

Applied.
M
diff mbox series

Patch

diff --git a/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml b/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
index 93ae349cf9e9..5cbb34d0b61b 100644
--- a/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
+++ b/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
@@ -8,8 +8,6 @@  title: Xilinx Versal clock controller
 
 maintainers:
   - Michal Simek <michal.simek@amd.com>
-  - Jolly Shah <jolly.shah@xilinx.com>
-  - Rajan Vaja <rajan.vaja@xilinx.com>
 
 description: |
   The clock controller is a hardware block of Xilinx versal clock tree. It
diff --git a/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml b/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
index 6b62d5d83476..87ff9ee098f5 100644
--- a/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
+++ b/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
@@ -8,7 +8,6 @@  title: Synopsys DesignWare Universal Multi-Protocol Memory Controller
 
 maintainers:
   - Krzysztof Kozlowski <krzk@kernel.org>
-  - Manish Narani <manish.narani@xilinx.com>
   - Michal Simek <michal.simek@amd.com>
 
 description: |
diff --git a/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml b/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
index 7864a1c994eb..75143db51411 100644
--- a/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
+++ b/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
@@ -8,7 +8,6 @@  title: Zynq A05 DDR Memory Controller
 
 maintainers:
   - Krzysztof Kozlowski <krzk@kernel.org>
-  - Manish Narani <manish.narani@xilinx.com>
   - Michal Simek <michal.simek@amd.com>
 
 description:
diff --git a/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
index cdebfa991e06..24ad0614e61b 100644
--- a/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
+++ b/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
@@ -8,7 +8,6 @@  title: Xilinx ZynqMP Pinctrl
 
 maintainers:
   - Sai Krishna Potthuri <sai.krishna.potthuri@amd.com>
-  - Rajan Vaja <rajan.vaja@xilinx.com>
 
 description: |
   Please refer to pinctrl-bindings.txt in this directory for details of the