From patchwork Thu Sep 17 13:12:56 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Eugen Hristev X-Patchwork-Id: 1366124 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=microchip.com header.i=@microchip.com header.a=rsa-sha256 header.s=mchp header.b=r9JnsUof; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4BsdYt1J6zz9sSn for ; Thu, 17 Sep 2020 23:47:14 +1000 (AEST) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727016AbgIQNp5 (ORCPT ); Thu, 17 Sep 2020 09:45:57 -0400 Received: from esa3.microchip.iphmx.com ([68.232.153.233]:5807 "EHLO esa3.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727101AbgIQNdX (ORCPT ); Thu, 17 Sep 2020 09:33:23 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1600349603; x=1631885603; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=HxSFzUCGBsF4A2KDb1d4ifpGOAT4f+Fk37BYb+VSpBs=; b=r9JnsUofXbtN3EcGuW9SG5HFu02id+CUilSG/dzyN213fF9vYo0Jiouf H22n93pokFCgTBW2DwObI4HPOcutQ8ilzfmaePCd43Wd1o23r+2bupQrI +w4Sx6HmyhFh0jObRaovjY5upVb+fity7ndSih0+QP0d009QNd5nGV6T1 uT0x09EpAsMlie+t/+WElUPAOvNjUWOA5I8ABvQ15hrjGxr5TeIuXtUpr NSwkfS5QTZIdor/7bRZvfyR7Au6EbUCuvyXm/r0Uw039hfO/5hb4p2MBz LXgeDj8bU8RN4+nTZRv52F8BXh/qzgYgFg7d6SpsmjiwM4AAFwP/PWToc g==; IronPort-SDR: sX4aKHkWXR+Z5cgGEmC5YiauNPL8CljU8QeVSWPxPnuHJlQUOkvXA5QfSE1cxt4W+N2W9MOgRc YRET/6skfcHiNViLSI79owNwygRq5JbgU3+/Z5w1MDjQRsDc7zxeCrrYQAQNzgpz24yWaVRsGJ J1HdypynBo4VdcQgBnzYHiWO2yhviLKCVw76qBbldEVvVkNpMjRiXQT9bZD6uejO2Hr43I1zYD luWAK1daoWueJ1B8s57SWx5o2o3c8dS1HUlMXNF7KaDMjFc2559v08H/uv+qBTHOrRtHiyl19n 1TA= X-IronPort-AV: E=Sophos;i="5.76,437,1592895600"; d="scan'208";a="92175715" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 17 Sep 2020 06:13:19 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 17 Sep 2020 06:12:53 -0700 Received: from ROB-ULT-M18282.microchip.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 17 Sep 2020 06:13:11 -0700 From: Eugen Hristev To: , , , , , CC: Eugen Hristev Subject: [PATCH 1/2] dt-bindings: pinctrl: at91-pio4: add microchip,sama7g5 Date: Thu, 17 Sep 2020 16:12:56 +0300 Message-ID: <20200917131257.273882-1-eugen.hristev@microchip.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add compatible string for microchip sama7g5 SoC. Signed-off-by: Eugen Hristev Reviewed-by: Nicolas Ferre Reviewed-by: Nicolas Ferre Acked-by: Ludovic Desroches Acked-by: Ludovic Desroches Acked-by: Rob Herring --- .../devicetree/bindings/pinctrl/atmel,at91-pio4-pinctrl.txt | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/pinctrl/atmel,at91-pio4-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/atmel,at91-pio4-pinctrl.txt index 04d16fb69eb7..265015bc0603 100644 --- a/Documentation/devicetree/bindings/pinctrl/atmel,at91-pio4-pinctrl.txt +++ b/Documentation/devicetree/bindings/pinctrl/atmel,at91-pio4-pinctrl.txt @@ -4,7 +4,9 @@ The Atmel PIO4 controller is used to select the function of a pin and to configure it. Required properties: -- compatible: "atmel,sama5d2-pinctrl". +- compatible: + "atmel,sama5d2-pinctrl" + "microchip,sama7g5-pinctrl" - reg: base address and length of the PIO controller. - interrupts: interrupt outputs from the controller, one for each bank. - interrupt-controller: mark the device node as an interrupt controller.