From patchwork Mon May 8 20:11:59 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 759777 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3wMDDq17b7z9s2P for ; Tue, 9 May 2017 06:12:11 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="eGNOs/Zq"; dkim-atps=neutral Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756749AbdEHUMJ (ORCPT ); Mon, 8 May 2017 16:12:09 -0400 Received: from mail-wm0-f54.google.com ([74.125.82.54]:37529 "EHLO mail-wm0-f54.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756729AbdEHUMI (ORCPT ); Mon, 8 May 2017 16:12:08 -0400 Received: by mail-wm0-f54.google.com with SMTP id m123so77366895wma.0 for ; Mon, 08 May 2017 13:12:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=OQvNxhfmAKI+8FIfm87ESv10HLjfj5sy08ZQ+0wnNVc=; b=eGNOs/Zq2aw+VWbJRXm7RWfww2K7JmJvz3WnZyvvKYc0sVn/ruhi4blgXlopY86Xx5 0WrbAHHSqhBr1kaPZF6so62HhYYo8NbxeUISwOt2P2428gCtCD/F35xZdyXye2Eiswbd dcbl4ES3lYeykDtVNk2F0Z+7qG0G+ZA+N5j1k= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=OQvNxhfmAKI+8FIfm87ESv10HLjfj5sy08ZQ+0wnNVc=; b=qhdag4pIygLsPwHR30eTAhVDvGhBYC2zkXjAGqsp6fsA7t4RMvDBdToe3IG6/6ihPb qEYyXihPlmmLKBje+435dmMyriYiCNu71aIAkwAu9ATYq6uXi/1AkANxdPasCEvYjMOR C7hRKAl21KyOkKLPQgt4+vgixsAr6N5Rg+gZnb2OiR+Xtq2sh5kXIOfUBC5ZgwfGuwrD 76b/zEi4BsxwSzoRyA9rdQHMfJoPfskn6yEeNZv3JcrY3C5fbMerHqhTrvRsrw6lqzYM Gm5HJI76Ak1J27gyhohWyY3l9wHtSCp9eC653/Pwmtp4bRA+tyXYGn7r5HFw24H3zFZN RpXQ== X-Gm-Message-State: AN3rC/7f4G17iQ6JmY/PRlW/0WfV0ChQGzO5P1D7hyvRgRUFlot30vdj JGNYwkosnJsuUpmR X-Received: by 10.25.67.81 with SMTP id m17mr24314401lfj.33.1494274326990; Mon, 08 May 2017 13:12:06 -0700 (PDT) Received: from fabina.bredbandsbolaget.se (c-8f0ae055.014-348-6c756e10.cust.bredbandsbolaget.se. [85.224.10.143]) by smtp.gmail.com with ESMTPSA id f128sm2867240lfg.55.2017.05.08.13.12.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 08 May 2017 13:12:05 -0700 (PDT) From: Linus Walleij To: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, Rob Herring Cc: Janos Laube , Paulius Zaleckas , openwrt-devel@openwrt.org, linux-arm-kernel@lists.infradead.org, Hans Ulli Kroll , Florian Fainelli , Linus Walleij Subject: [PATCH 1/2 v2] clk: Add bindings for the Gemini Clock Controller Date: Mon, 8 May 2017 22:11:59 +0200 Message-Id: <20170508201159.31634-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.3 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds device tree bindings and a header for the Gemini SoC Clock Controller. Signed-off-by: Linus Walleij --- ChangeLog v1->v2: - Move the clock controller to be directly in the parent syscon node. --- .../clock/cortina,gemini-clock-controller.txt | 22 ++++++++++++++++ include/dt-bindings/clock/cortina,gemini-clock.h | 29 ++++++++++++++++++++++ 2 files changed, 51 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt create mode 100644 include/dt-bindings/clock/cortina,gemini-clock.h diff --git a/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt b/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt new file mode 100644 index 000000000000..ae0046bccba0 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt @@ -0,0 +1,22 @@ +Clock bindings for the Cortina Systems Gemini SoC Clock Controller + +Required properties : +- compatible : shall contain the following: + "cortina,gemini-clock-controller" +- #clock-cells should be <1> + +The Gemini clock controller needs to be identical to the system controller +node. + +All available clocks are defined as preprocessor macros in +dt-bindings/clock/cortina,gemini-clock.h header and can be used in device +tree sources. + +Example: + +syscon: syscon@40000000 { + compatible = "cortina,gemini-syscon", "cortina,gemini-clock-controller", + "syscon", "simple-mfd"; + reg = <0x40000000 0x1000>; + #clock-cells = <1>; +}; diff --git a/include/dt-bindings/clock/cortina,gemini-clock.h b/include/dt-bindings/clock/cortina,gemini-clock.h new file mode 100644 index 000000000000..acf5cd550b0c --- /dev/null +++ b/include/dt-bindings/clock/cortina,gemini-clock.h @@ -0,0 +1,29 @@ +#ifndef DT_BINDINGS_CORTINA_GEMINI_CLOCK_H +#define DT_BINDINGS_CORTINA_GEMINI_CLOCK_H + +/* RTC, AHB, APB, CPU, PCI, TVC, UART clocks and 13 gates */ +#define GEMINI_NUM_CLKS 20 + +#define GEMINI_CLK_RTC 0 +#define GEMINI_CLK_AHB 1 +#define GEMINI_CLK_APB 2 +#define GEMINI_CLK_CPU 3 +#define GEMINI_CLK_PCI 4 +#define GEMINI_CLK_TVC 5 +#define GEMINI_CLK_UART 6 +#define GEMINI_CLK_GATES 7 +#define GEMINI_CLK_GATE_SECURITY 7 +#define GEMINI_CLK_GATE_GMAC0 8 +#define GEMINI_CLK_GATE_GMAC1 9 +#define GEMINI_CLK_GATE_SATA0 10 +#define GEMINI_CLK_GATE_SATA1 11 +#define GEMINI_CLK_GATE_USB0 12 +#define GEMINI_CLK_GATE_USB1 13 +#define GEMINI_CLK_GATE_IDE 14 +#define GEMINI_CLK_GATE_PCI 15 +#define GEMINI_CLK_GATE_DDR 16 +#define GEMINI_CLK_GATE_FLASH 17 +#define GEMINI_CLK_GATE_TVC 18 +#define GEMINI_CLK_GATE_BOOT 19 + +#endif /* DT_BINDINGS_CORTINA_GEMINI_CLOCK_H */