[3/4] devicetree: add binding documentation for a generic clock controller

diff --git a/Documentation/devicetree/bindings/clock/mmio-clock-controller.txt b/Documentation/devicetree/bindings/clock/mmio-clock-controller.txt
new file mode 100644
index 0000000..5a5f752
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/mmio-clock-controller.txt
@@ -0,0 +1,127 @@ 
+Binding for a generic MMIO clock controller
+
+This binding allow describing simple MMIO clock controllers using a few
+primitive blocks like dividers and gates.
+
+Required properties:
+- compatible : shall be "mmio-clock-controller"
+- reg : address and size of the register area
+- #address-cells : shall be 1
+- #size-cells : shall be 0
+
+Children nodes are used to represent the blocks found in the controller.
+Beside the children types described here it is also possible to use fixed
+clocks[1] and dividers[2].
+
+All the following bindings use the common clock binding[3].
+
+[1] Documentation/devicetree/bindings/clock/fixed-clock.txt
+[2] Documentation/devicetree/bindings/clock/fixed-factor-clock.txt
+[3] Documentation/devicetree/bindings/clock/clock-bindings.txt
+
+- gate
+
+  Required properties:
+  - compatible : shall be "gate-clock"
+  - reg : offset of the register
+  - #clock-cells : from common clock binding; shall be set to 0
+  - clocks : from common clock binding; the parent clock
+  - clock-gate-bit : position of the gating bit inside the register
+
+  Optional properties:
+  - clock-output-names : from common clock binding
+  - high-word-mask : set if the high word is a write mask
+  - low-active : set if the bit should be cleared to enable the clock
+
+- mux
+
+  Required properties:
+  - compatible : shall be "mux-clock"
+  - reg : offset of the register
+  - #clock-cells : from common clock binding; shall be set to 0
+  - clocks : from common clock binding; the parent clocks
+  - clock-mux-shift : position of the mux field inside the register
+  - clock-mux-width : width of the mux field in bits
+
+  Optional properties:
+  - clock-output-names : from common clock binding
+  - read-only : set if the muxer should not be writable
+  - index-plus-one : set if the clock index should be offset by one
+  - index-bitmask : set if the mux field is a bit mask
+  - high-word-mask : set if the high word is a write mask
+
+- divider
+
+  Required properties:
+  - compatible : shall be "divider-clock"
+  - reg : offset of the register
+  - #clock-cells : from common clock binding; shall be set to 0
+  - clocks : from common clock binding; the parent clock
+  - clock-div-shift : position of the divider field inside the register
+  - clock-div-width : width of the divider field in bits
+
+  Optional properties:
+  - clock-output-names : from common clock binding
+  - clock-mult-shift : position of the multiplier field inside the register
+  - clock-mult-width : width of the multiplier field in bits
+  - read-only : set if the divider should not be writable
+  - divider-plus-one : set if the divider should be offset by one
+
+  Optional properties only supported without multiplier:
+  - divider-power-two : if set the divisor is 2 raised to the value read from
+			the hardware register
+  - divider-allow-zero : set to allow setting the divider to zero
+  - high-word-mask : set if the high word is a write mask
+
+Example:
+	clkctrl@8ABC0000 {
+		compatible = "mmio-clock-controller";
+		reg = <0x8ABC0000 0x10>;
+
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		pll: pll {
+			compatible = "divider-clock";
+			reg = <0>;
+
+			clock-names = "external-oscillator";
+			clocks = <&ext_osc>;
+
+			#clock-cells = <0>;
+			clock-output-names = "pll";
+
+			clock-mult-shift = <0>;
+			clock-mult-width = <10>;
+
+			clock-div-shift = <10>;
+			clock-div-width = <6>;
+		};
+
+		pll_bypass: pll_bypass {
+			compatible = "mux-clock";
+			reg = <0>;
+
+			clock-names = "pll", "external-oscillator";
+			clocks = <&pll>, <&ext_osc>;
+
+			#clock-cells = <0>;
+			clock-output-names = "pll-bypass";
+
+			clock-mux-shift = <16>;
+			clock-mux-width = <1>;
+		};
+
+		clk1: pll_gate {
+			compatible = "gate-clock";
+			reg = <0>;
+
+			clock-names = "pll-bypass";
+			clocks = <&pll_bypass>;
+
+			#clock-cells = <0>;
+			clock-output-names = "clk1";
+
+			clock-gate-bit = <17>;
+		};
+	};