[{"id":500714,"url":"http://patchwork.ozlabs.org/api/series/500714/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500714","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"GCC 17.0 PowerPC, V6 [PATCH 5/5]: Add support for 1,024 bit dense math registers.","date":"2026-04-21T02:41:22","submitter":{"id":73991,"url":"http://patchwork.ozlabs.org/api/people/73991/?format=json","name":"Michael Meissner","email":"meissner@linux.ibm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500714/mbox/","cover_letter":null,"patches":[{"id":2225422,"url":"http://patchwork.ozlabs.org/api/patches/2225422/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aebj0jgvzMtDp_HW@cowardly-lion.the-meissners.org/","msgid":"<aebj0jgvzMtDp_HW@cowardly-lion.the-meissners.org>","list_archive_url":null,"date":"2026-04-21T02:41:22","name":"GCC 17.0 PowerPC, V6 [PATCH 5/5]: Add support for 1,024 bit dense math registers.","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aebj0jgvzMtDp_HW@cowardly-lion.the-meissners.org/mbox/"}]},{"id":500715,"url":"http://patchwork.ozlabs.org/api/series/500715/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500715","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"GCC 17.0 PowerPC patches V6 [PATCH 1/5]: Use vector pair load/store for memcpy with -mcpu=future","date":"2026-04-21T02:57:25","submitter":{"id":73991,"url":"http://patchwork.ozlabs.org/api/people/73991/?format=json","name":"Michael Meissner","email":"meissner@linux.ibm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500715/mbox/","cover_letter":null,"patches":[{"id":2225423,"url":"http://patchwork.ozlabs.org/api/patches/2225423/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aebnle_ToWvLZSdy@cowardly-lion.the-meissners.org/","msgid":"<aebnle_ToWvLZSdy@cowardly-lion.the-meissners.org>","list_archive_url":null,"date":"2026-04-21T02:57:25","name":"GCC 17.0 PowerPC patches V6 [PATCH 1/5]: Use vector pair load/store for memcpy with -mcpu=future","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aebnle_ToWvLZSdy@cowardly-lion.the-meissners.org/mbox/"}]},{"id":500716,"url":"http://patchwork.ozlabs.org/api/series/500716/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500716","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"GCC 17.0 PowerPC patches V6 [PATCH 2/5]: Add saturate subtract support","date":"2026-04-21T02:59:18","submitter":{"id":73991,"url":"http://patchwork.ozlabs.org/api/people/73991/?format=json","name":"Michael Meissner","email":"meissner@linux.ibm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500716/mbox/","cover_letter":null,"patches":[{"id":2225424,"url":"http://patchwork.ozlabs.org/api/patches/2225424/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aeboBtP2T1w1r05A@cowardly-lion.the-meissners.org/","msgid":"<aeboBtP2T1w1r05A@cowardly-lion.the-meissners.org>","list_archive_url":null,"date":"2026-04-21T02:59:18","name":"GCC 17.0 PowerPC patches V6 [PATCH 2/5]: Add saturate subtract support","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aeboBtP2T1w1r05A@cowardly-lion.the-meissners.org/mbox/"}]},{"id":500717,"url":"http://patchwork.ozlabs.org/api/series/500717/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500717","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"GCC 17.0 PowerPC patches V6 [PATCH 3/5]: Add xvrlw support.","date":"2026-04-21T03:01:00","submitter":{"id":73991,"url":"http://patchwork.ozlabs.org/api/people/73991/?format=json","name":"Michael Meissner","email":"meissner@linux.ibm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500717/mbox/","cover_letter":null,"patches":[{"id":2225425,"url":"http://patchwork.ozlabs.org/api/patches/2225425/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aebobLlbeNmpoKQ8@cowardly-lion.the-meissners.org/","msgid":"<aebobLlbeNmpoKQ8@cowardly-lion.the-meissners.org>","list_archive_url":null,"date":"2026-04-21T03:01:00","name":"GCC 17.0 PowerPC patches V6 [PATCH 3/5]: Add xvrlw support.","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aebobLlbeNmpoKQ8@cowardly-lion.the-meissners.org/mbox/"}]},{"id":500718,"url":"http://patchwork.ozlabs.org/api/series/500718/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500718","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"GCC 17.0 PowerPC patches V6 [PATCH 4/5]: Support load/store vector with right length.","date":"2026-04-21T03:02:44","submitter":{"id":73991,"url":"http://patchwork.ozlabs.org/api/people/73991/?format=json","name":"Michael Meissner","email":"meissner@linux.ibm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500718/mbox/","cover_letter":null,"patches":[{"id":2225426,"url":"http://patchwork.ozlabs.org/api/patches/2225426/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aebo1Aht270GpDnU@cowardly-lion.the-meissners.org/","msgid":"<aebo1Aht270GpDnU@cowardly-lion.the-meissners.org>","list_archive_url":null,"date":"2026-04-21T03:02:44","name":"GCC 17.0 PowerPC patches V6 [PATCH 4/5]: Support load/store vector with right length.","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aebo1Aht270GpDnU@cowardly-lion.the-meissners.org/mbox/"}]},{"id":500719,"url":"http://patchwork.ozlabs.org/api/series/500719/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500719","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"GCC 17.0 PowerPC patches V6 [PATCH 5/5]: Add paddis support.","date":"2026-04-21T03:04:19","submitter":{"id":73991,"url":"http://patchwork.ozlabs.org/api/people/73991/?format=json","name":"Michael Meissner","email":"meissner@linux.ibm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500719/mbox/","cover_letter":null,"patches":[{"id":2225427,"url":"http://patchwork.ozlabs.org/api/patches/2225427/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aebpMxWTwGvnmVce@cowardly-lion.the-meissners.org/","msgid":"<aebpMxWTwGvnmVce@cowardly-lion.the-meissners.org>","list_archive_url":null,"date":"2026-04-21T03:04:19","name":"GCC 17.0 PowerPC patches V6 [PATCH 5/5]: Add paddis support.","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aebpMxWTwGvnmVce@cowardly-lion.the-meissners.org/mbox/"}]},{"id":500720,"url":"http://patchwork.ozlabs.org/api/series/500720/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500720","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[v2] optabs: Don't add REG_EQUAL notes with non-read-only MEMs [PR124894]","date":"2026-04-21T03:20:29","submitter":{"id":79166,"url":"http://patchwork.ozlabs.org/api/people/79166/?format=json","name":"liuhongt","email":"hongtao.liu@intel.com"},"version":2,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500720/mbox/","cover_letter":null,"patches":[{"id":2225428,"url":"http://patchwork.ozlabs.org/api/patches/2225428/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/20260421032029.789026-1-hongtao.liu@intel.com/","msgid":"<20260421032029.789026-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2026-04-21T03:20:29","name":"[v2] optabs: Don't add REG_EQUAL notes with non-read-only MEMs [PR124894]","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20260421032029.789026-1-hongtao.liu@intel.com/mbox/"}]},{"id":500721,"url":"http://patchwork.ozlabs.org/api/series/500721/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=500721","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[v2,v2] PCI/MSI: Fix memory leak in pci_alloc_irq_vectors_affinity INTx path","date":"2026-04-21T03:20:44","submitter":{"id":77323,"url":"http://patchwork.ozlabs.org/api/people/77323/?format=json","name":"neilfsun","email":"loyou85@gmail.com"},"version":2,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500721/mbox/","cover_letter":null,"patches":[{"id":2225429,"url":"http://patchwork.ozlabs.org/api/patches/2225429/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421032044.55948-1-neilfsun@tencent.com/","msgid":"<20260421032044.55948-1-neilfsun@tencent.com>","list_archive_url":null,"date":"2026-04-21T03:20:44","name":"[v2,v2] PCI/MSI: Fix memory leak in pci_alloc_irq_vectors_affinity INTx path","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421032044.55948-1-neilfsun@tencent.com/mbox/"}]},{"id":500722,"url":"http://patchwork.ozlabs.org/api/series/500722/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=500722","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"Fix checking of iommu_map_sgtable return value","date":"2026-04-21T04:02:35","submitter":{"id":26499,"url":"http://patchwork.ozlabs.org/api/people/26499/?format=json","name":"Mikko Perttunen","email":"mperttunen@nvidia.com"},"version":1,"total":4,"received_total":4,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500722/mbox/","cover_letter":{"id":2225430,"url":"http://patchwork.ozlabs.org/api/covers/2225430/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20260421-iommu_map_sgtable-return-v1-0-fb484c07d2a1@nvidia.com/","msgid":"<20260421-iommu_map_sgtable-return-v1-0-fb484c07d2a1@nvidia.com>","list_archive_url":null,"date":"2026-04-21T04:02:35","name":"[0/4] Fix checking of iommu_map_sgtable return value","mbox":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20260421-iommu_map_sgtable-return-v1-0-fb484c07d2a1@nvidia.com/mbox/"},"patches":[{"id":2225431,"url":"http://patchwork.ozlabs.org/api/patches/2225431/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260421-iommu_map_sgtable-return-v1-1-fb484c07d2a1@nvidia.com/","msgid":"<20260421-iommu_map_sgtable-return-v1-1-fb484c07d2a1@nvidia.com>","list_archive_url":null,"date":"2026-04-21T04:02:36","name":"[1/4] gpu: host1x: Fix iommu_map_sgtable() return value check","mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260421-iommu_map_sgtable-return-v1-1-fb484c07d2a1@nvidia.com/mbox/"},{"id":2225432,"url":"http://patchwork.ozlabs.org/api/patches/2225432/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260421-iommu_map_sgtable-return-v1-2-fb484c07d2a1@nvidia.com/","msgid":"<20260421-iommu_map_sgtable-return-v1-2-fb484c07d2a1@nvidia.com>","list_archive_url":null,"date":"2026-04-21T04:02:37","name":"[2/4] drm/tegra: Fix iommu_map_sgtable() return value check","mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260421-iommu_map_sgtable-return-v1-2-fb484c07d2a1@nvidia.com/mbox/"},{"id":2225433,"url":"http://patchwork.ozlabs.org/api/patches/2225433/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260421-iommu_map_sgtable-return-v1-3-fb484c07d2a1@nvidia.com/","msgid":"<20260421-iommu_map_sgtable-return-v1-3-fb484c07d2a1@nvidia.com>","list_archive_url":null,"date":"2026-04-21T04:02:38","name":"[3/4] drm/msm: Fix iommu_map_sgtable() return value check and avoid WARN","mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260421-iommu_map_sgtable-return-v1-3-fb484c07d2a1@nvidia.com/mbox/"},{"id":2225434,"url":"http://patchwork.ozlabs.org/api/patches/2225434/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260421-iommu_map_sgtable-return-v1-4-fb484c07d2a1@nvidia.com/","msgid":"<20260421-iommu_map_sgtable-return-v1-4-fb484c07d2a1@nvidia.com>","list_archive_url":null,"date":"2026-04-21T04:02:39","name":"[4/4] media: nvidia: tegra-vde: Fix iommu_map_sgtable() return value check","mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260421-iommu_map_sgtable-return-v1-4-fb484c07d2a1@nvidia.com/mbox/"}]},{"id":500723,"url":"http://patchwork.ozlabs.org/api/series/500723/?format=json","web_url":"http://patchwork.ozlabs.org/project/ltp/list/?series=500723","project":{"id":59,"url":"http://patchwork.ozlabs.org/api/projects/59/?format=json","name":"Linux Test Project development","link_name":"ltp","list_id":"ltp.lists.linux.it","list_email":"ltp@lists.linux.it","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"Added new_behavior flag to detect kernel version Kernel >= 6.11: Tests that creat() succeeds (write to executed file allowed)","date":"2026-04-21T05:02:51","submitter":{"id":93081,"url":"http://patchwork.ozlabs.org/api/people/93081/?format=json","name":null,"email":"lepillai@linux.ibm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500723/mbox/","cover_letter":null,"patches":[{"id":2225435,"url":"http://patchwork.ozlabs.org/api/patches/2225435/?format=json","web_url":"http://patchwork.ozlabs.org/project/ltp/patch/20260421050251.3662828-1-lepillai@linux.ibm.com/","msgid":"<20260421050251.3662828-1-lepillai@linux.ibm.com>","list_archive_url":null,"date":"2026-04-21T05:02:51","name":"Added new_behavior flag to detect kernel version Kernel >= 6.11: Tests that creat() succeeds (write to executed file allowed)","mbox":"http://patchwork.ozlabs.org/project/ltp/patch/20260421050251.3662828-1-lepillai@linux.ibm.com/mbox/"}]},{"id":500724,"url":"http://patchwork.ozlabs.org/api/series/500724/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=500724","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[v1] serial: msm-geni: configure RX watermark register","date":"2026-04-21T04:45:55","submitter":{"id":93144,"url":"http://patchwork.ozlabs.org/api/people/93144/?format=json","name":"Gurumoorthy Santhakumar","email":"gurumoorthy.santhakumar@oss.qualcomm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500724/mbox/","cover_letter":null,"patches":[{"id":2225436,"url":"http://patchwork.ozlabs.org/api/patches/2225436/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260421044555.368486-1-gurumoorthy.santhakumar@oss.qualcomm.com/","msgid":"<20260421044555.368486-1-gurumoorthy.santhakumar@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-21T04:45:55","name":"[v1] serial: msm-geni: configure RX watermark register","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260421044555.368486-1-gurumoorthy.santhakumar@oss.qualcomm.com/mbox/"}]},{"id":500725,"url":"http://patchwork.ozlabs.org/api/series/500725/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=500725","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"spi: sunxi: wait for TX/RX fifo reset done","date":"2026-04-21T04:47:50","submitter":{"id":72557,"url":"http://patchwork.ozlabs.org/api/people/72557/?format=json","name":"Yixun Lan","email":"dlan@gentoo.org"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500725/mbox/","cover_letter":null,"patches":[{"id":2225437,"url":"http://patchwork.ozlabs.org/api/patches/2225437/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260421-02-spi-fifo-reset-v1-1-e2cdd4bd474d@gentoo.org/","msgid":"<20260421-02-spi-fifo-reset-v1-1-e2cdd4bd474d@gentoo.org>","list_archive_url":null,"date":"2026-04-21T04:47:50","name":"spi: sunxi: wait for TX/RX fifo reset done","mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260421-02-spi-fifo-reset-v1-1-e2cdd4bd474d@gentoo.org/mbox/"}]},{"id":500726,"url":"http://patchwork.ozlabs.org/api/series/500726/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500726","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"libstdc++: follow std in numeric_limits<bool>::traps and integral traps","date":"2026-04-21T04:52:13","submitter":{"id":74937,"url":"http://patchwork.ozlabs.org/api/people/74937/?format=json","name":"Alexandre Oliva","email":"oliva@adacore.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500726/mbox/","cover_letter":null,"patches":[{"id":2225438,"url":"http://patchwork.ozlabs.org/api/patches/2225438/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/or4il4vrsy.fsf_-_@lxoliva.fsfla.org/","msgid":"<or4il4vrsy.fsf_-_@lxoliva.fsfla.org>","list_archive_url":null,"date":"2026-04-21T04:52:13","name":"libstdc++: follow std in numeric_limits<bool>::traps and integral traps","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/or4il4vrsy.fsf_-_@lxoliva.fsfla.org/mbox/"}]},{"id":500727,"url":"http://patchwork.ozlabs.org/api/series/500727/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500727","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"a68: Fix make install-html","date":"2026-04-21T04:53:29","submitter":{"id":83640,"url":"http://patchwork.ozlabs.org/api/people/83640/?format=json","name":"Thiago Jung Bauermann","email":"thiago.bauermann@linaro.org"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500727/mbox/","cover_letter":null,"patches":[{"id":2225439,"url":"http://patchwork.ozlabs.org/api/patches/2225439/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/20260421045329.2642846-1-thiago.bauermann@linaro.org/","msgid":"<20260421045329.2642846-1-thiago.bauermann@linaro.org>","list_archive_url":null,"date":"2026-04-21T04:53:29","name":"a68: Fix make install-html","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20260421045329.2642846-1-thiago.bauermann@linaro.org/mbox/"}]},{"id":500728,"url":"http://patchwork.ozlabs.org/api/series/500728/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500728","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"libstdc++: simd: x86: accept 64-bit long double as double [PR124657]","date":"2026-04-21T04:57:21","submitter":{"id":74937,"url":"http://patchwork.ozlabs.org/api/people/74937/?format=json","name":"Alexandre Oliva","email":"oliva@adacore.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500728/mbox/","cover_letter":null,"patches":[{"id":2225440,"url":"http://patchwork.ozlabs.org/api/patches/2225440/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/orzf2wuczy.fsf_-_@lxoliva.fsfla.org/","msgid":"<orzf2wuczy.fsf_-_@lxoliva.fsfla.org>","list_archive_url":null,"date":"2026-04-21T04:57:21","name":"libstdc++: simd: x86: accept 64-bit long double as double [PR124657]","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/orzf2wuczy.fsf_-_@lxoliva.fsfla.org/mbox/"}]},{"id":500729,"url":"http://patchwork.ozlabs.org/api/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","date":"2026-04-21T05:13:11","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"version":1,"total":37,"received_total":37,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/","cover_letter":{"id":2225475,"url":"http://patchwork.ozlabs.org/api/covers/2225475/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421051346.41106-1-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-1-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:09","name":"[00/37] target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421051346.41106-1-richard.henderson@linaro.org/mbox/"},"patches":[{"id":2225443,"url":"http://patchwork.ozlabs.org/api/patches/2225443/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-2-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-2-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:10","name":"[01/37] target/arm: Implement ID_AA64ISAR3","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-2-richard.henderson@linaro.org/mbox/"},{"id":2225441,"url":"http://patchwork.ozlabs.org/api/patches/2225441/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-3-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-3-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:11","name":"[02/37] target/arm: Implement FEAT_FAMINMAX for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-3-richard.henderson@linaro.org/mbox/"},{"id":2225442,"url":"http://patchwork.ozlabs.org/api/patches/2225442/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-4-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-4-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:12","name":"[03/37] target/arm: Implement FEAT_FAMINMAX for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-4-richard.henderson@linaro.org/mbox/"},{"id":2225445,"url":"http://patchwork.ozlabs.org/api/patches/2225445/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-5-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-5-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:13","name":"[04/37] target/arm: Implement FEAT_FAMINMAX for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-5-richard.henderson@linaro.org/mbox/"},{"id":2225457,"url":"http://patchwork.ozlabs.org/api/patches/2225457/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-6-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-6-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:14","name":"[05/37] target/arm: Enable FEAT_FAMINMAX for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-6-richard.henderson@linaro.org/mbox/"},{"id":2225459,"url":"http://patchwork.ozlabs.org/api/patches/2225459/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-7-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-7-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:15","name":"[06/37] target/arm: Update SCR bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-7-richard.henderson@linaro.org/mbox/"},{"id":2225473,"url":"http://patchwork.ozlabs.org/api/patches/2225473/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-8-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-8-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:16","name":"[07/37] target/arm: Update HCRX bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-8-richard.henderson@linaro.org/mbox/"},{"id":2225456,"url":"http://patchwork.ozlabs.org/api/patches/2225456/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-9-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-9-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:17","name":"[08/37] target/arm: Introduce FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-9-richard.henderson@linaro.org/mbox/"},{"id":2225455,"url":"http://patchwork.ozlabs.org/api/patches/2225455/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-10-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-10-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:18","name":"[09/37] target/arm: Update SCTLR bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-10-richard.henderson@linaro.org/mbox/"},{"id":2225462,"url":"http://patchwork.ozlabs.org/api/patches/2225462/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-11-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-11-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:19","name":"[10/37] target/arm: Enable EnFPM bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-11-richard.henderson@linaro.org/mbox/"},{"id":2225453,"url":"http://patchwork.ozlabs.org/api/patches/2225453/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-12-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-12-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:20","name":"[11/37] target/arm: Clear FPMR on ResetSVEState","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-12-richard.henderson@linaro.org/mbox/"},{"id":2225461,"url":"http://patchwork.ozlabs.org/api/patches/2225461/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-13-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-13-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:21","name":"[12/37] target/arm: Add FPMR_EL to TBFLAGS","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-13-richard.henderson@linaro.org/mbox/"},{"id":2225467,"url":"http://patchwork.ozlabs.org/api/patches/2225467/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-14-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-14-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:22","name":"[13/37] target/arm: Trap direct acceses to FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-14-richard.henderson@linaro.org/mbox/"},{"id":2225465,"url":"http://patchwork.ozlabs.org/api/patches/2225465/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-15-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-15-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:23","name":"[14/37] target/arm: Enable FEAT_FPMR for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-15-richard.henderson@linaro.org/mbox/"},{"id":2225460,"url":"http://patchwork.ozlabs.org/api/patches/2225460/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-16-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-16-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:24","name":"[15/37] target/arm: Implement ID_AA64FPFR0","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-16-richard.henderson@linaro.org/mbox/"},{"id":2225446,"url":"http://patchwork.ozlabs.org/api/patches/2225446/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-17-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-17-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:25","name":"[16/37] target/arm: Add isar_feature_aa64_f8cvt","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-17-richard.henderson@linaro.org/mbox/"},{"id":2225447,"url":"http://patchwork.ozlabs.org/api/patches/2225447/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-18-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-18-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:26","name":"[17/37] target/arm: Implement FSCALE for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-18-richard.henderson@linaro.org/mbox/"},{"id":2225458,"url":"http://patchwork.ozlabs.org/api/patches/2225458/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-19-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-19-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:27","name":"[18/37] target/arm: Implement FSCALE for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-19-richard.henderson@linaro.org/mbox/"},{"id":2225478,"url":"http://patchwork.ozlabs.org/api/patches/2225478/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-20-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-20-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:28","name":"[19/37] fpu: Add scalbn argument to fp8 conversion routines","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-20-richard.henderson@linaro.org/mbox/"},{"id":2225472,"url":"http://patchwork.ozlabs.org/api/patches/2225472/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-21-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-21-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:29","name":"[20/37] fpu: Add conversions between float16 and float8 formats","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-21-richard.henderson@linaro.org/mbox/"},{"id":2225444,"url":"http://patchwork.ozlabs.org/api/patches/2225444/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-22-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-22-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:30","name":"[21/37] target/arm: Split vector-type.h from cpu.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-22-richard.henderson@linaro.org/mbox/"},{"id":2225454,"url":"http://patchwork.ozlabs.org/api/patches/2225454/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-23-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-23-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:31","name":"[22/37] target/arm: Move vectors_overlap to vec_internal.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-23-richard.henderson@linaro.org/mbox/"},{"id":2225477,"url":"http://patchwork.ozlabs.org/api/patches/2225477/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-24-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-24-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:32","name":"[23/37] target/arm: Implement BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-24-richard.henderson@linaro.org/mbox/"},{"id":2225471,"url":"http://patchwork.ozlabs.org/api/patches/2225471/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-25-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-25-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:33","name":"[24/37] target/arm: Implement BF1CVT, BF1CVTLT, BF2CVT, BF2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-25-richard.henderson@linaro.org/mbox/"},{"id":2225474,"url":"http://patchwork.ozlabs.org/api/patches/2225474/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-26-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-26-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:34","name":"[25/37] target/arm: Rename SME BFCVT patterns to BFCVT_hs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-26-richard.henderson@linaro.org/mbox/"},{"id":2225468,"url":"http://patchwork.ozlabs.org/api/patches/2225468/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-27-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-27-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:35","name":"[26/37] target/arm: Implement BF1CVT, BF1CVTL, BF2CVT, BF2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-27-richard.henderson@linaro.org/mbox/"},{"id":2225469,"url":"http://patchwork.ozlabs.org/api/patches/2225469/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-28-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-28-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:36","name":"[27/37] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL, F2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-28-richard.henderson@linaro.org/mbox/"},{"id":2225450,"url":"http://patchwork.ozlabs.org/api/patches/2225450/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-29-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-29-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:37","name":"[28/37] target/arm: Implement F1CVT, F1CVTLT, F2CVT, F2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-29-richard.henderson@linaro.org/mbox/"},{"id":2225463,"url":"http://patchwork.ozlabs.org/api/patches/2225463/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-30-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-30-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:38","name":"[29/37] target/arm: Implement F1CVT, F1CVTL, F2CVT, F2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-30-richard.henderson@linaro.org/mbox/"},{"id":2225470,"url":"http://patchwork.ozlabs.org/api/patches/2225470/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-31-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-31-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:39","name":"[30/37] target/arm: Implement BFCVTN for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-31-richard.henderson@linaro.org/mbox/"},{"id":2225452,"url":"http://patchwork.ozlabs.org/api/patches/2225452/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-32-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-32-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:40","name":"[31/37] target/arm: Implement FCVTN (16- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-32-richard.henderson@linaro.org/mbox/"},{"id":2225476,"url":"http://patchwork.ozlabs.org/api/patches/2225476/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-33-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-33-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:41","name":"[32/37] target/arm: Implement FCVTN, FCVTN2 (32- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-33-richard.henderson@linaro.org/mbox/"},{"id":2225448,"url":"http://patchwork.ozlabs.org/api/patches/2225448/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-34-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-34-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:42","name":"[33/37] target/arm: Implement FCVTN (16- to 8-bit fp) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-34-richard.henderson@linaro.org/mbox/"},{"id":2225479,"url":"http://patchwork.ozlabs.org/api/patches/2225479/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-35-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-35-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:43","name":"[34/37] target/arm: Implement FCVTNB, FCVTNT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-35-richard.henderson@linaro.org/mbox/"},{"id":2225466,"url":"http://patchwork.ozlabs.org/api/patches/2225466/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-36-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-36-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:44","name":"[35/37] target/arm: Implement FCVT (FP16 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-36-richard.henderson@linaro.org/mbox/"},{"id":2225449,"url":"http://patchwork.ozlabs.org/api/patches/2225449/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-37-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-37-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:45","name":"[36/37] target/arm: Implement FCVT, FCVTN (FP32 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-37-richard.henderson@linaro.org/mbox/"},{"id":2225464,"url":"http://patchwork.ozlabs.org/api/patches/2225464/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-38-richard.henderson@linaro.org/","msgid":"<20260421051346.41106-38-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:46","name":"[37/37] target/arm: Enable FEAT_FP8 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-38-richard.henderson@linaro.org/mbox/"}]},{"id":500730,"url":"http://patchwork.ozlabs.org/api/series/500730/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/list/?series=500730","project":{"id":46,"url":"http://patchwork.ozlabs.org/api/projects/46/?format=json","name":"Intel Wired Ethernet development","link_name":"intel-wired-lan","list_id":"intel-wired-lan.osuosl.org","list_email":"intel-wired-lan@osuosl.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[iwl-net,v2] idpf: do not perform flow ops when netdev is detached","date":"2026-04-21T05:16:41","submitter":{"id":92373,"url":"http://patchwork.ozlabs.org/api/people/92373/?format=json","name":"Li Li","email":"boolli@google.com"},"version":2,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500730/mbox/","cover_letter":null,"patches":[{"id":2225451,"url":"http://patchwork.ozlabs.org/api/patches/2225451/?format=json","web_url":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260421051641.370436-1-boolli@google.com/","msgid":"<20260421051641.370436-1-boolli@google.com>","list_archive_url":null,"date":"2026-04-21T05:16:41","name":"[iwl-net,v2] idpf: do not perform flow ops when netdev is detached","mbox":"http://patchwork.ozlabs.org/project/intel-wired-lan/patch/20260421051641.370436-1-boolli@google.com/mbox/"}]},{"id":500731,"url":"http://patchwork.ozlabs.org/api/series/500731/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500731","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"Add ARM64 support for MSHV accelerator","date":"2026-04-21T05:21:47","submitter":{"id":92925,"url":"http://patchwork.ozlabs.org/api/people/92925/?format=json","name":"Aastha Rawat","email":"aastharawat@linux.microsoft.com"},"version":3,"total":14,"received_total":14,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500731/mbox/","cover_letter":{"id":2225487,"url":"http://patchwork.ozlabs.org/api/covers/2225487/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421-mshv_accel_arm64_supp-v3-0-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-0-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:45","name":"[v3,00/14] Add ARM64 support for MSHV accelerator","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421-mshv_accel_arm64_supp-v3-0-469f544778ba@linux.microsoft.com/mbox/"},"patches":[{"id":2225482,"url":"http://patchwork.ozlabs.org/api/patches/2225482/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-1-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-1-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:46","name":"[v3,01/14] accel/mshv: move msr.c to target/i386","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-1-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225480,"url":"http://patchwork.ozlabs.org/api/patches/2225480/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-2-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-2-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:47","name":"[v3,02/14] accel/mshv: extract common CPU register helpers","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-2-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225481,"url":"http://patchwork.ozlabs.org/api/patches/2225481/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-3-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-3-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:48","name":"[v3,03/14] meson, target/arm/mshv: Enable arm64 build & add initial MSHV support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-3-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225488,"url":"http://patchwork.ozlabs.org/api/patches/2225488/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-4-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-4-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:49","name":"[v3,04/14] target/arm/mshv: implement vcpu state operations for ARM64","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-4-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225491,"url":"http://patchwork.ozlabs.org/api/patches/2225491/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-5-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-5-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:50","name":"[v3,05/14] target/arm/mshv: implement -cpu host for MSHV","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-5-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225489,"url":"http://patchwork.ozlabs.org/api/patches/2225489/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-6-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-6-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:51","name":"[v3,06/14] accel/mshv: add arch-specific accelerator init hook","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-6-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225485,"url":"http://patchwork.ozlabs.org/api/patches/2225485/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-7-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-7-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:52","name":"[v3,07/14] accel/mshv: Add access_vp_regs synthetic proc features","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-7-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225492,"url":"http://patchwork.ozlabs.org/api/patches/2225492/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-8-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-8-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:53","name":"[v3,08/14] target/arm: cpu: Mark MSHV supporting PSCI 1.3","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-8-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225486,"url":"http://patchwork.ozlabs.org/api/patches/2225486/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-9-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-9-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:54","name":"[v3,09/14] accel/mshv: implement cpu_thread_is_idle() hook","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-9-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225484,"url":"http://patchwork.ozlabs.org/api/patches/2225484/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-10-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-10-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:55","name":"[v3,10/14] target/arm: extract MMIO emulation logic for HVF & WHPX","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-10-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225493,"url":"http://patchwork.ozlabs.org/api/patches/2225493/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-11-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-11-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:56","name":"[v3,11/14] target/arm/mshv: add vCPU run loop","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-11-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225494,"url":"http://patchwork.ozlabs.org/api/patches/2225494/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-12-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-12-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:57","name":"[v3,12/14] include/hw/hyperv: adjust hv_interrupt_control structure for arm64","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-12-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225483,"url":"http://patchwork.ozlabs.org/api/patches/2225483/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-13-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-13-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:58","name":"[v3,13/14] hw/intc,target/arm/mshv: add MSHV vGICv3 implementation","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-13-469f544778ba@linux.microsoft.com/mbox/"},{"id":2225490,"url":"http://patchwork.ozlabs.org/api/patches/2225490/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-14-469f544778ba@linux.microsoft.com/","msgid":"<20260421-mshv_accel_arm64_supp-v3-14-469f544778ba@linux.microsoft.com>","list_archive_url":null,"date":"2026-04-21T05:21:59","name":"[v3,14/14] MAINTAINERS: updates for MSHV arm64 code","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421-mshv_accel_arm64_supp-v3-14-469f544778ba@linux.microsoft.com/mbox/"}]},{"id":500732,"url":"http://patchwork.ozlabs.org/api/series/500732/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500732","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"migration: Fix blocking in POSTCOPY_DEVICE during package load","date":"2026-04-21T05:22:27","submitter":{"id":93199,"url":"http://patchwork.ozlabs.org/api/people/93199/?format=json","name":"Pranav Tyagi","email":"prtyagi@redhat.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500732/mbox/","cover_letter":null,"patches":[{"id":2225495,"url":"http://patchwork.ozlabs.org/api/patches/2225495/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421052227.8278-1-prtyagi@redhat.com/","msgid":"<20260421052227.8278-1-prtyagi@redhat.com>","list_archive_url":null,"date":"2026-04-21T05:22:27","name":"migration: Fix blocking in POSTCOPY_DEVICE during package load","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421052227.8278-1-prtyagi@redhat.com/mbox/"}]},{"id":500733,"url":"http://patchwork.ozlabs.org/api/series/500733/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500733","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"hw/riscv: Add the Tenstorrent Atlantis machine","date":"2026-04-21T05:31:26","submitter":{"id":48628,"url":"http://patchwork.ozlabs.org/api/people/48628/?format=json","name":"Joel Stanley","email":"joel@jms.id.au"},"version":3,"total":13,"received_total":13,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500733/mbox/","cover_letter":{"id":2225504,"url":"http://patchwork.ozlabs.org/api/covers/2225504/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421053140.752059-1-joel@jms.id.au/","msgid":"<20260421053140.752059-1-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:25","name":"[v3,00/13] hw/riscv: Add the Tenstorrent Atlantis machine","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260421053140.752059-1-joel@jms.id.au/mbox/"},"patches":[{"id":2225496,"url":"http://patchwork.ozlabs.org/api/patches/2225496/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-2-joel@jms.id.au/","msgid":"<20260421053140.752059-2-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:26","name":"[v3,01/13] hw/i2c: Add designware i2c controller","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-2-joel@jms.id.au/mbox/"},{"id":2225506,"url":"http://patchwork.ozlabs.org/api/patches/2225506/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-3-joel@jms.id.au/","msgid":"<20260421053140.752059-3-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:27","name":"[v3,02/13] hw/riscv/boot: Describe discontiguous memory in boot_info","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-3-joel@jms.id.au/mbox/"},{"id":2225498,"url":"http://patchwork.ozlabs.org/api/patches/2225498/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-4-joel@jms.id.au/","msgid":"<20260421053140.752059-4-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:28","name":"[v3,03/13] hw/riscv/boot: Account for discontiguous memory when loading firmware","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-4-joel@jms.id.au/mbox/"},{"id":2225497,"url":"http://patchwork.ozlabs.org/api/patches/2225497/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-5-joel@jms.id.au/","msgid":"<20260421053140.752059-5-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:29","name":"[v3,04/13] hw/riscv/boot: Provide a simple halting payload","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-5-joel@jms.id.au/mbox/"},{"id":2225501,"url":"http://patchwork.ozlabs.org/api/patches/2225501/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-6-joel@jms.id.au/","msgid":"<20260421053140.752059-6-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:30","name":"[v3,05/13] hw/riscv/virt: Move AIA initialisation to helper file","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-6-joel@jms.id.au/mbox/"},{"id":2225505,"url":"http://patchwork.ozlabs.org/api/patches/2225505/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-7-joel@jms.id.au/","msgid":"<20260421053140.752059-7-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:31","name":"[v3,06/13] hw/riscv/aia: Provide number of irq sources","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-7-joel@jms.id.au/mbox/"},{"id":2225499,"url":"http://patchwork.ozlabs.org/api/patches/2225499/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-8-joel@jms.id.au/","msgid":"<20260421053140.752059-8-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:32","name":"[v3,07/13] target/riscv: tt-ascalon: Enable Zkr extension","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-8-joel@jms.id.au/mbox/"},{"id":2225500,"url":"http://patchwork.ozlabs.org/api/patches/2225500/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-9-joel@jms.id.au/","msgid":"<20260421053140.752059-9-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:33","name":"[v3,08/13] target/riscv: tt-ascalon: Add Svadu extension","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-9-joel@jms.id.au/mbox/"},{"id":2225502,"url":"http://patchwork.ozlabs.org/api/patches/2225502/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-10-joel@jms.id.au/","msgid":"<20260421053140.752059-10-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:34","name":"[v3,09/13] hw/riscv: Add Tenstorrent Atlantis machine","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-10-joel@jms.id.au/mbox/"},{"id":2225507,"url":"http://patchwork.ozlabs.org/api/patches/2225507/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-11-joel@jms.id.au/","msgid":"<20260421053140.752059-11-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:35","name":"[v3,10/13] hw/riscv/atlantis: Add PCIe controller","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-11-joel@jms.id.au/mbox/"},{"id":2225508,"url":"http://patchwork.ozlabs.org/api/patches/2225508/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-12-joel@jms.id.au/","msgid":"<20260421053140.752059-12-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:36","name":"[v3,11/13] tests/functional/riscv64: Add tt-atlantis tests","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-12-joel@jms.id.au/mbox/"},{"id":2225503,"url":"http://patchwork.ozlabs.org/api/patches/2225503/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-13-joel@jms.id.au/","msgid":"<20260421053140.752059-13-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:37","name":"[v3,12/13] hw/riscv/atlantis: Integrate i2c buses","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-13-joel@jms.id.au/mbox/"},{"id":2225509,"url":"http://patchwork.ozlabs.org/api/patches/2225509/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-14-joel@jms.id.au/","msgid":"<20260421053140.752059-14-joel@jms.id.au>","list_archive_url":null,"date":"2026-04-21T05:31:38","name":"[v3,13/13] hw/riscv/atlantis: Add some i2c peripherals","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421053140.752059-14-joel@jms.id.au/mbox/"}]},{"id":500735,"url":"http://patchwork.ozlabs.org/api/series/500735/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500735","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"sccvn: Use build_bitint_type in another SCCVN spot [PR124941]","date":"2026-04-21T06:02:24","submitter":{"id":671,"url":"http://patchwork.ozlabs.org/api/people/671/?format=json","name":"Jakub Jelinek","email":"jakub@redhat.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500735/mbox/","cover_letter":null,"patches":[{"id":2225510,"url":"http://patchwork.ozlabs.org/api/patches/2225510/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aecS8FwuBYDduaOJ@tucnak/","msgid":"<aecS8FwuBYDduaOJ@tucnak>","list_archive_url":null,"date":"2026-04-21T06:02:24","name":"sccvn: Use build_bitint_type in another SCCVN spot [PR124941]","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aecS8FwuBYDduaOJ@tucnak/mbox/"}]},{"id":500736,"url":"http://patchwork.ozlabs.org/api/series/500736/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500736","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"rs6000: Add Future Vector Integer Arithmetic Instructions [RFC02680]","date":"2026-04-21T06:04:12","submitter":{"id":88218,"url":"http://patchwork.ozlabs.org/api/people/88218/?format=json","name":"jeevitha","email":"jeevitha@linux.ibm.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500736/mbox/","cover_letter":null,"patches":[{"id":2225511,"url":"http://patchwork.ozlabs.org/api/patches/2225511/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/84947901-9891-4d0f-be75-47bf0213b683@linux.ibm.com/","msgid":"<84947901-9891-4d0f-be75-47bf0213b683@linux.ibm.com>","list_archive_url":null,"date":"2026-04-21T06:04:12","name":"rs6000: Add Future Vector Integer Arithmetic Instructions [RFC02680]","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/84947901-9891-4d0f-be75-47bf0213b683@linux.ibm.com/mbox/"}]},{"id":500737,"url":"http://patchwork.ozlabs.org/api/series/500737/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500737","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"c++: Fix up iterating expansion stmt b and e var handling [PR124927]","date":"2026-04-21T06:06:06","submitter":{"id":671,"url":"http://patchwork.ozlabs.org/api/people/671/?format=json","name":"Jakub Jelinek","email":"jakub@redhat.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500737/mbox/","cover_letter":null,"patches":[{"id":2225512,"url":"http://patchwork.ozlabs.org/api/patches/2225512/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aecTzk_qu3pwvpEf@tucnak/","msgid":"<aecTzk_qu3pwvpEf@tucnak>","list_archive_url":null,"date":"2026-04-21T06:06:06","name":"c++: Fix up iterating expansion stmt b and e var handling [PR124927]","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aecTzk_qu3pwvpEf@tucnak/mbox/"}]},{"id":500738,"url":"http://patchwork.ozlabs.org/api/series/500738/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500738","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"bitintlower: Padding bit fixes, part 4 [PR123635]","date":"2026-04-21T06:14:30","submitter":{"id":671,"url":"http://patchwork.ozlabs.org/api/people/671/?format=json","name":"Jakub Jelinek","email":"jakub@redhat.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500738/mbox/","cover_letter":null,"patches":[{"id":2225513,"url":"http://patchwork.ozlabs.org/api/patches/2225513/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aecVxk86j5b4Wh-L@tucnak/","msgid":"<aecVxk86j5b4Wh-L@tucnak>","list_archive_url":null,"date":"2026-04-21T06:14:30","name":"bitintlower: Padding bit fixes, part 4 [PR123635]","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aecVxk86j5b4Wh-L@tucnak/mbox/"}]},{"id":500739,"url":"http://patchwork.ozlabs.org/api/series/500739/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=500739","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gpu: nova-core: run unload sequence upon unbinding","date":"2026-04-21T06:16:10","submitter":{"id":13521,"url":"http://patchwork.ozlabs.org/api/people/13521/?format=json","name":"Alexandre Courbot","email":"acourbot@nvidia.com"},"version":2,"total":5,"received_total":5,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500739/mbox/","cover_letter":{"id":2225514,"url":"http://patchwork.ozlabs.org/api/covers/2225514/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260421-nova-unload-v2-0-2fe54963af8b@nvidia.com/","msgid":"<20260421-nova-unload-v2-0-2fe54963af8b@nvidia.com>","list_archive_url":null,"date":"2026-04-21T06:16:10","name":"[v2,0/5] gpu: nova-core: run unload sequence upon unbinding","mbox":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260421-nova-unload-v2-0-2fe54963af8b@nvidia.com/mbox/"},"patches":[{"id":2225515,"url":"http://patchwork.ozlabs.org/api/patches/2225515/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-1-2fe54963af8b@nvidia.com/","msgid":"<20260421-nova-unload-v2-1-2fe54963af8b@nvidia.com>","list_archive_url":null,"date":"2026-04-21T06:16:11","name":"[v2,1/5] rust: add warn_on_err macro","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-1-2fe54963af8b@nvidia.com/mbox/"},{"id":2225516,"url":"http://patchwork.ozlabs.org/api/patches/2225516/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-2-2fe54963af8b@nvidia.com/","msgid":"<20260421-nova-unload-v2-2-2fe54963af8b@nvidia.com>","list_archive_url":null,"date":"2026-04-21T06:16:12","name":"[v2,2/5] gpu: nova-core: use warn_on_err macro","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-2-2fe54963af8b@nvidia.com/mbox/"},{"id":2225517,"url":"http://patchwork.ozlabs.org/api/patches/2225517/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-3-2fe54963af8b@nvidia.com/","msgid":"<20260421-nova-unload-v2-3-2fe54963af8b@nvidia.com>","list_archive_url":null,"date":"2026-04-21T06:16:13","name":"[v2,3/5] gpu: nova-core: do not import firmware commands into GSP command module","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-3-2fe54963af8b@nvidia.com/mbox/"},{"id":2225519,"url":"http://patchwork.ozlabs.org/api/patches/2225519/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-4-2fe54963af8b@nvidia.com/","msgid":"<20260421-nova-unload-v2-4-2fe54963af8b@nvidia.com>","list_archive_url":null,"date":"2026-04-21T06:16:14","name":"[v2,4/5] gpu: nova-core: send UNLOADING_GUEST_DRIVER GSP command upon unloading","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-4-2fe54963af8b@nvidia.com/mbox/"},{"id":2225520,"url":"http://patchwork.ozlabs.org/api/patches/2225520/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-5-2fe54963af8b@nvidia.com/","msgid":"<20260421-nova-unload-v2-5-2fe54963af8b@nvidia.com>","list_archive_url":null,"date":"2026-04-21T06:16:15","name":"[v2,5/5] gpu: nova-core: run Booter Unloader and FWSEC-SB upon unbinding","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260421-nova-unload-v2-5-2fe54963af8b@nvidia.com/mbox/"}]},{"id":500740,"url":"http://patchwork.ozlabs.org/api/series/500740/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=500740","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"c++: Parse splice-type-specifier in cp_parser_mem_initializer_id [PR124944]","date":"2026-04-21T06:21:12","submitter":{"id":671,"url":"http://patchwork.ozlabs.org/api/people/671/?format=json","name":"Jakub Jelinek","email":"jakub@redhat.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500740/mbox/","cover_letter":null,"patches":[{"id":2225518,"url":"http://patchwork.ozlabs.org/api/patches/2225518/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/aecXWG8aqJfdhcDI@tucnak/","msgid":"<aecXWG8aqJfdhcDI@tucnak>","list_archive_url":null,"date":"2026-04-21T06:21:12","name":"c++: Parse splice-type-specifier in cp_parser_mem_initializer_id [PR124944]","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/aecXWG8aqJfdhcDI@tucnak/mbox/"}]},{"id":500741,"url":"http://patchwork.ozlabs.org/api/series/500741/?format=json","web_url":"http://patchwork.ozlabs.org/project/hostap/list/?series=500741","project":{"id":22,"url":"http://patchwork.ozlabs.org/api/projects/22/?format=json","name":"HostAP Development","link_name":"hostap","list_id":"hostap.lists.infradead.org","list_email":"hostap@lists.infradead.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"mesh: Make mesh ttl configurable","date":"2026-04-21T06:23:36","submitter":{"id":93200,"url":"http://patchwork.ozlabs.org/api/people/93200/?format=json","name":"Thiyagarajan Pandiyan","email":"thiyagarajan@aerlync.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500741/mbox/","cover_letter":null,"patches":[{"id":2225521,"url":"http://patchwork.ozlabs.org/api/patches/2225521/?format=json","web_url":"http://patchwork.ozlabs.org/project/hostap/patch/20260421062336.170024-1-thiyagarajan@aerlync.com/","msgid":"<20260421062336.170024-1-thiyagarajan@aerlync.com>","list_archive_url":null,"date":"2026-04-21T06:23:36","name":"mesh: Make mesh ttl configurable","mbox":"http://patchwork.ozlabs.org/project/hostap/patch/20260421062336.170024-1-thiyagarajan@aerlync.com/mbox/"}]},{"id":500742,"url":"http://patchwork.ozlabs.org/api/series/500742/?format=json","web_url":"http://patchwork.ozlabs.org/project/linuxppc-dev/list/?series=500742","project":{"id":2,"url":"http://patchwork.ozlabs.org/api/projects/2/?format=json","name":"Linux PPC development","link_name":"linuxppc-dev","list_id":"linuxppc-dev.lists.ozlabs.org","list_email":"linuxppc-dev@lists.ozlabs.org","web_url":"https://github.com/linuxppc/wiki/wiki","scm_url":"https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git","webscm_url":"https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git/","list_archive_url":"https://lore.kernel.org/linuxppc-dev/","list_archive_url_format":"https://lore.kernel.org/linuxppc-dev/{}/","commit_url_format":"https://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linux.git/commit/?id={}"},"name":"powerpc/8xx: Fix interrupt mask in cpm1_gpiochip_add16()","date":"2026-04-21T06:26:08","submitter":{"id":92089,"url":"http://patchwork.ozlabs.org/api/people/92089/?format=json","name":"Christophe Leroy (CS GROUP)","email":"chleroy@kernel.org"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500742/mbox/","cover_letter":null,"patches":[{"id":2225522,"url":"http://patchwork.ozlabs.org/api/patches/2225522/?format=json","web_url":"http://patchwork.ozlabs.org/project/linuxppc-dev/patch/bb0b6d6c4543238c38d5d29a776d0674a8c0c180.1776752750.git.chleroy@kernel.org/","msgid":"<bb0b6d6c4543238c38d5d29a776d0674a8c0c180.1776752750.git.chleroy@kernel.org>","list_archive_url":"https://lore.kernel.org/linuxppc-dev/bb0b6d6c4543238c38d5d29a776d0674a8c0c180.1776752750.git.chleroy@kernel.org/","date":"2026-04-21T06:26:08","name":"powerpc/8xx: Fix interrupt mask in cpm1_gpiochip_add16()","mbox":"http://patchwork.ozlabs.org/project/linuxppc-dev/patch/bb0b6d6c4543238c38d5d29a776d0674a8c0c180.1776752750.git.chleroy@kernel.org/mbox/"}]},{"id":500743,"url":"http://patchwork.ozlabs.org/api/series/500743/?format=json","web_url":"http://patchwork.ozlabs.org/project/ubuntu-kernel/list/?series=500743","project":{"id":15,"url":"http://patchwork.ozlabs.org/api/projects/15/?format=json","name":"Ubuntu Kernel","link_name":"ubuntu-kernel","list_id":"kernel-team.lists.ubuntu.com","list_email":"kernel-team@lists.ubuntu.com","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"Revert \"netfilter: conntrack: fix erronous removal of offload bit\"","date":"2026-04-21T06:29:21","submitter":{"id":77781,"url":"http://patchwork.ozlabs.org/api/people/77781/?format=json","name":"Gerald Yang","email":"gerald.yang@canonical.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500743/mbox/","cover_letter":{"id":2225524,"url":"http://patchwork.ozlabs.org/api/covers/2225524/?format=json","web_url":"http://patchwork.ozlabs.org/project/ubuntu-kernel/cover/20260421062928.2968600-1-gerald.yang@canonical.com/","msgid":"<20260421062928.2968600-1-gerald.yang@canonical.com>","list_archive_url":null,"date":"2026-04-21T06:29:21","name":"[SRU,N,0/1] Revert \"netfilter: conntrack: fix erronous removal of offload bit\"","mbox":"http://patchwork.ozlabs.org/project/ubuntu-kernel/cover/20260421062928.2968600-1-gerald.yang@canonical.com/mbox/"},"patches":[{"id":2225523,"url":"http://patchwork.ozlabs.org/api/patches/2225523/?format=json","web_url":"http://patchwork.ozlabs.org/project/ubuntu-kernel/patch/20260421062928.2968600-2-gerald.yang@canonical.com/","msgid":"<20260421062928.2968600-2-gerald.yang@canonical.com>","list_archive_url":null,"date":"2026-04-21T06:29:22","name":"[SRU,N,1/1] Revert \"netfilter: conntrack: fix erronous removal of offload bit\"","mbox":"http://patchwork.ozlabs.org/project/ubuntu-kernel/patch/20260421062928.2968600-2-gerald.yang@canonical.com/mbox/"}]},{"id":500744,"url":"http://patchwork.ozlabs.org/api/series/500744/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-cifs-client/list/?series=500744","project":{"id":12,"url":"http://patchwork.ozlabs.org/api/projects/12/?format=json","name":"Linux CIFS Client","link_name":"linux-cifs-client","list_id":"linux-cifs.vger.kernel.org","list_email":"linux-cifs@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[v2,1/7] cifs: change_conf needs to be called for session setup","date":"2026-04-21T06:39:49","submitter":{"id":79368,"url":"http://patchwork.ozlabs.org/api/people/79368/?format=json","name":"Shyam Prasad N","email":"nspmangalore@gmail.com"},"version":2,"total":7,"received_total":7,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/500744/mbox/","cover_letter":null,"patches":[{"id":2225525,"url":"http://patchwork.ozlabs.org/api/patches/2225525/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-1-sprasad@microsoft.com/","msgid":"<20260421063955.99164-1-sprasad@microsoft.com>","list_archive_url":null,"date":"2026-04-21T06:39:49","name":"[v2,1/7] cifs: change_conf needs to be called for session setup","mbox":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-1-sprasad@microsoft.com/mbox/"},{"id":2225526,"url":"http://patchwork.ozlabs.org/api/patches/2225526/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-2-sprasad@microsoft.com/","msgid":"<20260421063955.99164-2-sprasad@microsoft.com>","list_archive_url":null,"date":"2026-04-21T06:39:50","name":"[v2,2/7] cifs: abort open_cached_dir if we don't request leases","mbox":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-2-sprasad@microsoft.com/mbox/"},{"id":2225527,"url":"http://patchwork.ozlabs.org/api/patches/2225527/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-3-sprasad@microsoft.com/","msgid":"<20260421063955.99164-3-sprasad@microsoft.com>","list_archive_url":null,"date":"2026-04-21T06:39:51","name":"[v2,3/7] cifs: invalidate cfid on unlink/rename/rmdir","mbox":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-3-sprasad@microsoft.com/mbox/"},{"id":2225530,"url":"http://patchwork.ozlabs.org/api/patches/2225530/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-4-sprasad@microsoft.com/","msgid":"<20260421063955.99164-4-sprasad@microsoft.com>","list_archive_url":null,"date":"2026-04-21T06:39:52","name":"[v2,4/7] cifs: define variable sized buffer for querydir responses","mbox":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-4-sprasad@microsoft.com/mbox/"},{"id":2225528,"url":"http://patchwork.ozlabs.org/api/patches/2225528/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-5-sprasad@microsoft.com/","msgid":"<20260421063955.99164-5-sprasad@microsoft.com>","list_archive_url":null,"date":"2026-04-21T06:39:53","name":"[v2,5/7] cifs: optimize readdir for small directories","mbox":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-5-sprasad@microsoft.com/mbox/"},{"id":2225531,"url":"http://patchwork.ozlabs.org/api/patches/2225531/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-6-sprasad@microsoft.com/","msgid":"<20260421063955.99164-6-sprasad@microsoft.com>","list_archive_url":null,"date":"2026-04-21T06:39:54","name":"[v2,6/7] cifs: optimize readdir for larger directories","mbox":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-6-sprasad@microsoft.com/mbox/"},{"id":2225529,"url":"http://patchwork.ozlabs.org/api/patches/2225529/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-7-sprasad@microsoft.com/","msgid":"<20260421063955.99164-7-sprasad@microsoft.com>","list_archive_url":null,"date":"2026-04-21T06:39:55","name":"[v2,7/7] cifs: reorganize cached dir helpers","mbox":"http://patchwork.ozlabs.org/project/linux-cifs-client/patch/20260421063955.99164-7-sprasad@microsoft.com/mbox/"}]}]