{"id":501601,"url":"http://patchwork.ozlabs.org/api/series/501601/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=501601","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"aarch64: vector initialization improvements","date":"2026-04-27T08:06:07","submitter":{"id":91911,"url":"http://patchwork.ozlabs.org/api/people/91911/?format=json","name":"Artemiy Volkov","email":"artemiy.volkov@arm.com"},"version":1,"total":4,"received_total":4,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501601/mbox/","cover_letter":{"id":2228662,"url":"http://patchwork.ozlabs.org/api/covers/2228662/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/cover/20260427080642.371531-1-artemiy.volkov@arm.com/","msgid":"<20260427080642.371531-1-artemiy.volkov@arm.com>","list_archive_url":null,"date":"2026-04-27T08:06:07","name":"[0/4] aarch64: vector initialization improvements","mbox":"http://patchwork.ozlabs.org/project/gcc/cover/20260427080642.371531-1-artemiy.volkov@arm.com/mbox/"},"patches":[{"id":2228663,"url":"http://patchwork.ozlabs.org/api/patches/2228663/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/20260427080642.371531-2-artemiy.volkov@arm.com/","msgid":"<20260427080642.371531-2-artemiy.volkov@arm.com>","list_archive_url":null,"date":"2026-04-27T08:06:08","name":"[1/4] aarch64: introduce partial AdvSIMD vector modes","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20260427080642.371531-2-artemiy.volkov@arm.com/mbox/"},{"id":2228665,"url":"http://patchwork.ozlabs.org/api/patches/2228665/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/20260427080642.371531-3-artemiy.volkov@arm.com/","msgid":"<20260427080642.371531-3-artemiy.volkov@arm.com>","list_archive_url":null,"date":"2026-04-27T08:06:09","name":"[2/4] aarch64: initialize vectors from starting subsequence","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20260427080642.371531-3-artemiy.volkov@arm.com/mbox/"},{"id":2228696,"url":"http://patchwork.ozlabs.org/api/patches/2228696/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/20260427080642.371531-4-artemiy.volkov@arm.com/","msgid":"<20260427080642.371531-4-artemiy.volkov@arm.com>","list_archive_url":null,"date":"2026-04-27T08:06:10","name":"[3/4] aarch64: implement vec_concat support for sub-64-bit types","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20260427080642.371531-4-artemiy.volkov@arm.com/mbox/"},{"id":2228682,"url":"http://patchwork.ozlabs.org/api/patches/2228682/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/20260427080642.371531-5-artemiy.volkov@arm.com/","msgid":"<20260427080642.371531-5-artemiy.volkov@arm.com>","list_archive_url":null,"date":"2026-04-27T08:06:11","name":"[4/4] aarch64/sve: combine AdvSIMD and SVE vec_duplicates","mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20260427080642.371531-5-artemiy.volkov@arm.com/mbox/"}]}