{"id":501344,"url":"http://patchwork.ozlabs.org/api/series/501344/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501344","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[v3] target/s390x: Leverage 128-bit vector type in V{L, ST}L opcodes","date":"2026-04-24T10:43:25","submitter":{"id":85046,"url":"http://patchwork.ozlabs.org/api/people/85046/?format=json","name":"Philippe Mathieu-Daudé","email":"philmd@linaro.org"},"version":3,"total":1,"received_total":1,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501344/mbox/","cover_letter":null,"patches":[{"id":2227841,"url":"http://patchwork.ozlabs.org/api/patches/2227841/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424104325.81484-1-philmd@linaro.org/","msgid":"<20260424104325.81484-1-philmd@linaro.org>","list_archive_url":null,"date":"2026-04-24T10:43:25","name":"[v3] target/s390x: Leverage 128-bit vector type in V{L, ST}L opcodes","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424104325.81484-1-philmd@linaro.org/mbox/"}]}