{"id":501300,"url":"http://patchwork.ozlabs.org/api/series/501300/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501300","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"target/arm: Implement FEAT_FP8","date":"2026-04-24T04:29:37","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"version":2,"total":40,"received_total":40,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501300/mbox/","cover_letter":{"id":2227666,"url":"http://patchwork.ozlabs.org/api/covers/2227666/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260424043014.46305-1-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-1-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:34","name":"[v2,00/40] target/arm: Implement FEAT_FP8","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260424043014.46305-1-richard.henderson@linaro.org/mbox/"},"patches":[{"id":2227662,"url":"http://patchwork.ozlabs.org/api/patches/2227662/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-2-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-2-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:35","name":"[v2,01/40] target/arm: Implement ID_AA64ISAR3","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-2-richard.henderson@linaro.org/mbox/"},{"id":2227659,"url":"http://patchwork.ozlabs.org/api/patches/2227659/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-3-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-3-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:36","name":"[v2,02/40] target/arm: Implement FEAT_FAMINMAX for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-3-richard.henderson@linaro.org/mbox/"},{"id":2227658,"url":"http://patchwork.ozlabs.org/api/patches/2227658/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-4-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-4-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:37","name":"[v2,03/40] target/arm: Implement FEAT_FAMINMAX for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-4-richard.henderson@linaro.org/mbox/"},{"id":2227682,"url":"http://patchwork.ozlabs.org/api/patches/2227682/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-5-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-5-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:38","name":"[v2,04/40] target/arm: Implement FEAT_FAMINMAX for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-5-richard.henderson@linaro.org/mbox/"},{"id":2227667,"url":"http://patchwork.ozlabs.org/api/patches/2227667/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-6-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-6-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:39","name":"[v2,05/40] target/arm: Enable FEAT_FAMINMAX for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-6-richard.henderson@linaro.org/mbox/"},{"id":2227683,"url":"http://patchwork.ozlabs.org/api/patches/2227683/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-7-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-7-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:40","name":"[v2,06/40] target/arm: Update SCR bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-7-richard.henderson@linaro.org/mbox/"},{"id":2227663,"url":"http://patchwork.ozlabs.org/api/patches/2227663/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-8-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-8-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:41","name":"[v2,07/40] target/arm: Update HCRX bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-8-richard.henderson@linaro.org/mbox/"},{"id":2227664,"url":"http://patchwork.ozlabs.org/api/patches/2227664/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-9-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-9-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:42","name":"[v2,08/40] target/arm: Introduce FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-9-richard.henderson@linaro.org/mbox/"},{"id":2227660,"url":"http://patchwork.ozlabs.org/api/patches/2227660/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-10-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-10-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:43","name":"[v2,09/40] target/arm: Update SCTLR bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-10-richard.henderson@linaro.org/mbox/"},{"id":2227686,"url":"http://patchwork.ozlabs.org/api/patches/2227686/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-11-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-11-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:44","name":"[v2,10/40] target/arm: Enable EnFPM bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-11-richard.henderson@linaro.org/mbox/"},{"id":2227665,"url":"http://patchwork.ozlabs.org/api/patches/2227665/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-12-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-12-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:45","name":"[v2,11/40] target/arm: Clear FPMR on ResetSVEState","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-12-richard.henderson@linaro.org/mbox/"},{"id":2227676,"url":"http://patchwork.ozlabs.org/api/patches/2227676/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-13-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-13-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:46","name":"[v2,12/40] target/arm: Add FPMR_EL to TBFLAGS","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-13-richard.henderson@linaro.org/mbox/"},{"id":2227693,"url":"http://patchwork.ozlabs.org/api/patches/2227693/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-14-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-14-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:47","name":"[v2,13/40] target/arm: Trap direct acceses to FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-14-richard.henderson@linaro.org/mbox/"},{"id":2227695,"url":"http://patchwork.ozlabs.org/api/patches/2227695/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-15-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-15-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:48","name":"[v2,14/40] target/arm: Enable FEAT_FPMR for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-15-richard.henderson@linaro.org/mbox/"},{"id":2227679,"url":"http://patchwork.ozlabs.org/api/patches/2227679/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-16-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-16-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:49","name":"[v2,15/40] target/arm: Implement ID_AA64FPFR0","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-16-richard.henderson@linaro.org/mbox/"},{"id":2227672,"url":"http://patchwork.ozlabs.org/api/patches/2227672/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-17-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-17-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:50","name":"[v2,16/40] target/arm: Add isar_feature_aa64_f8cvt","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-17-richard.henderson@linaro.org/mbox/"},{"id":2227661,"url":"http://patchwork.ozlabs.org/api/patches/2227661/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-18-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-18-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:51","name":"[v2,17/40] target/arm: Implement FSCALE for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-18-richard.henderson@linaro.org/mbox/"},{"id":2227670,"url":"http://patchwork.ozlabs.org/api/patches/2227670/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-19-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-19-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:52","name":"[v2,18/40] target/arm: Implement FSCALE for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-19-richard.henderson@linaro.org/mbox/"},{"id":2227668,"url":"http://patchwork.ozlabs.org/api/patches/2227668/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-20-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-20-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:53","name":"[v2,19/40] fpu: Add scalbn argument to fp8 conversion routines","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-20-richard.henderson@linaro.org/mbox/"},{"id":2227673,"url":"http://patchwork.ozlabs.org/api/patches/2227673/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-21-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-21-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:54","name":"[v2,20/40] fpu: Add conversions between float16 and float8 formats","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-21-richard.henderson@linaro.org/mbox/"},{"id":2227669,"url":"http://patchwork.ozlabs.org/api/patches/2227669/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-22-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-22-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:55","name":"[v2,21/40] target/arm: Split vector-type.h from cpu.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-22-richard.henderson@linaro.org/mbox/"},{"id":2227671,"url":"http://patchwork.ozlabs.org/api/patches/2227671/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-23-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-23-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:56","name":"[v2,22/40] target/arm: Move vectors_overlap to vec_internal.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-23-richard.henderson@linaro.org/mbox/"},{"id":2227697,"url":"http://patchwork.ozlabs.org/api/patches/2227697/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-24-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-24-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:57","name":"[v2,23/40] target/arm: Implement BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-24-richard.henderson@linaro.org/mbox/"},{"id":2227688,"url":"http://patchwork.ozlabs.org/api/patches/2227688/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-25-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-25-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:58","name":"[v2,24/40] target/arm: Implement BF1CVT, BF1CVTLT, BF2CVT, BF2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-25-richard.henderson@linaro.org/mbox/"},{"id":2227694,"url":"http://patchwork.ozlabs.org/api/patches/2227694/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-26-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-26-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:29:59","name":"[v2,25/40] target/arm: Rename SME BFCVT patterns to BFCVT_hs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-26-richard.henderson@linaro.org/mbox/"},{"id":2227677,"url":"http://patchwork.ozlabs.org/api/patches/2227677/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-27-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-27-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:00","name":"[v2,26/40] target/arm: Implement BF1CVT, BF1CVTL, BF2CVT, BF2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-27-richard.henderson@linaro.org/mbox/"},{"id":2227696,"url":"http://patchwork.ozlabs.org/api/patches/2227696/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-28-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-28-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:01","name":"[v2,27/40] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL, F2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-28-richard.henderson@linaro.org/mbox/"},{"id":2227690,"url":"http://patchwork.ozlabs.org/api/patches/2227690/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-29-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-29-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:02","name":"[v2,28/40] target/arm: Implement F1CVT, F1CVTLT, F2CVT, F2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-29-richard.henderson@linaro.org/mbox/"},{"id":2227674,"url":"http://patchwork.ozlabs.org/api/patches/2227674/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-30-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-30-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:03","name":"[v2,29/40] target/arm: Implement F1CVT, F1CVTL, F2CVT, F2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-30-richard.henderson@linaro.org/mbox/"},{"id":2227687,"url":"http://patchwork.ozlabs.org/api/patches/2227687/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-31-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-31-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:04","name":"[v2,30/40] target/arm: Implement BFCVTN for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-31-richard.henderson@linaro.org/mbox/"},{"id":2227684,"url":"http://patchwork.ozlabs.org/api/patches/2227684/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-32-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-32-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:05","name":"[v2,31/40] target/arm: Implement FCVTN (16- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-32-richard.henderson@linaro.org/mbox/"},{"id":2227692,"url":"http://patchwork.ozlabs.org/api/patches/2227692/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-33-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-33-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:06","name":"[v2,32/40] target/arm: Implement FCVTN, FCVTN2 (32- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-33-richard.henderson@linaro.org/mbox/"},{"id":2227685,"url":"http://patchwork.ozlabs.org/api/patches/2227685/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-34-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-34-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:07","name":"[v2,33/40] target/arm: Implement FCVTN (16- to 8-bit fp) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-34-richard.henderson@linaro.org/mbox/"},{"id":2227681,"url":"http://patchwork.ozlabs.org/api/patches/2227681/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-35-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-35-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:08","name":"[v2,34/40] target/arm: Implement FCVTNB, FCVTNT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-35-richard.henderson@linaro.org/mbox/"},{"id":2227678,"url":"http://patchwork.ozlabs.org/api/patches/2227678/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-36-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-36-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:09","name":"[v2,35/40] target/arm: Implement FCVT (FP16 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-36-richard.henderson@linaro.org/mbox/"},{"id":2227691,"url":"http://patchwork.ozlabs.org/api/patches/2227691/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-37-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-37-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:10","name":"[v2,36/40] target/arm: Implement FCVT, FCVTN (FP32 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-37-richard.henderson@linaro.org/mbox/"},{"id":2227675,"url":"http://patchwork.ozlabs.org/api/patches/2227675/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-38-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-38-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:11","name":"[v2,37/40] target/arm: Implement LUTI2, LUTI4 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-38-richard.henderson@linaro.org/mbox/"},{"id":2227689,"url":"http://patchwork.ozlabs.org/api/patches/2227689/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-39-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-39-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:12","name":"[v2,38/40] target/arm: Implement LUTI2, LUTI4 for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-39-richard.henderson@linaro.org/mbox/"},{"id":2227680,"url":"http://patchwork.ozlabs.org/api/patches/2227680/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-40-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-40-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:13","name":"[v2,39/40] target/arm: Enable FEAT_LUT for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-40-richard.henderson@linaro.org/mbox/"},{"id":2227698,"url":"http://patchwork.ozlabs.org/api/patches/2227698/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-41-richard.henderson@linaro.org/","msgid":"<20260424043014.46305-41-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:14","name":"[v2,40/40] target/arm: Enable FEAT_FP8 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-41-richard.henderson@linaro.org/mbox/"}]}