{"id":501146,"url":"http://patchwork.ozlabs.org/api/series/501146/?format=json","web_url":"http://patchwork.ozlabs.org/project/opensbi/list/?series=501146","project":{"id":67,"url":"http://patchwork.ozlabs.org/api/projects/67/?format=json","name":"OpenSBI development","link_name":"opensbi","list_id":"opensbi.lists.infradead.org","list_email":"opensbi@lists.infradead.org","web_url":"https://github.com/riscv/opensbi","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":"https://github.com/riscv/opensbi/commit/{}"},"name":"Extend irqchip framework for MSIs and line sensing","date":"2026-04-23T05:23:35","submitter":{"id":92322,"url":"http://patchwork.ozlabs.org/api/people/92322/?format=json","name":"Anup Patel","email":"anup.patel@oss.qualcomm.com"},"version":1,"total":6,"received_total":6,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501146/mbox/","cover_letter":{"id":2227057,"url":"http://patchwork.ozlabs.org/api/covers/2227057/?format=json","web_url":"http://patchwork.ozlabs.org/project/opensbi/cover/20260423052339.356900-1-anup.patel@oss.qualcomm.com/","msgid":"<20260423052339.356900-1-anup.patel@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-23T05:23:33","name":"[0/6] Extend irqchip framework for MSIs and line sensing","mbox":"http://patchwork.ozlabs.org/project/opensbi/cover/20260423052339.356900-1-anup.patel@oss.qualcomm.com/mbox/"},"patches":[{"id":2227055,"url":"http://patchwork.ozlabs.org/api/patches/2227055/?format=json","web_url":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-2-anup.patel@oss.qualcomm.com/","msgid":"<20260423052339.356900-2-anup.patel@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-23T05:23:34","name":"[1/6] lib: sbi_irqchip: Check full range for existing handlers in sbi_irqchip_register_handler()","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-2-anup.patel@oss.qualcomm.com/mbox/"},{"id":2227054,"url":"http://patchwork.ozlabs.org/api/patches/2227054/?format=json","web_url":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-3-anup.patel@oss.qualcomm.com/","msgid":"<20260423052339.356900-3-anup.patel@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-23T05:23:35","name":"[2/6] lib: sbi_irqchip: Keep the handler list in sorted order for irqchip","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-3-anup.patel@oss.qualcomm.com/mbox/"},{"id":2227058,"url":"http://patchwork.ozlabs.org/api/patches/2227058/?format=json","web_url":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-4-anup.patel@oss.qualcomm.com/","msgid":"<20260423052339.356900-4-anup.patel@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-23T05:23:36","name":"[3/6] lib: sbi_irqchip: Allow interrupt client to specify line sensing","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-4-anup.patel@oss.qualcomm.com/mbox/"},{"id":2227060,"url":"http://patchwork.ozlabs.org/api/patches/2227060/?format=json","web_url":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-5-anup.patel@oss.qualcomm.com/","msgid":"<20260423052339.356900-5-anup.patel@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-23T05:23:37","name":"[4/6] lib: sbi_irqchip: Allow marking hardware interrupts as reserved","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-5-anup.patel@oss.qualcomm.com/mbox/"},{"id":2227056,"url":"http://patchwork.ozlabs.org/api/patches/2227056/?format=json","web_url":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-6-anup.patel@oss.qualcomm.com/","msgid":"<20260423052339.356900-6-anup.patel@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-23T05:23:38","name":"[5/6] lib: sbi_irqchip: Allow setting hardware interrupt affinity","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-6-anup.patel@oss.qualcomm.com/mbox/"},{"id":2227059,"url":"http://patchwork.ozlabs.org/api/patches/2227059/?format=json","web_url":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-7-anup.patel@oss.qualcomm.com/","msgid":"<20260423052339.356900-7-anup.patel@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-23T05:23:39","name":"[6/6] lib: sbi_irqchip: Add support for registering MSI handlers","mbox":"http://patchwork.ozlabs.org/project/opensbi/patch/20260423052339.356900-7-anup.patel@oss.qualcomm.com/mbox/"}]}