{"id":501105,"url":"http://patchwork.ozlabs.org/api/series/501105/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501105","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"hw/arm/smmuv3-accel: Resolve AUTO properties","date":"2026-04-22T20:43:28","submitter":{"id":92820,"url":"http://patchwork.ozlabs.org/api/people/92820/?format=json","name":"Nathan Chen","email":"nathanc@nvidia.com"},"version":2,"total":7,"received_total":7,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/501105/mbox/","cover_letter":{"id":2226858,"url":"http://patchwork.ozlabs.org/api/covers/2226858/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260422204335.23116-1-nathanc@nvidia.com/","msgid":"<20260422204335.23116-1-nathanc@nvidia.com>","list_archive_url":null,"date":"2026-04-22T20:43:28","name":"[v2,0/7] hw/arm/smmuv3-accel: Resolve AUTO properties","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260422204335.23116-1-nathanc@nvidia.com/mbox/"},"patches":[{"id":2226861,"url":"http://patchwork.ozlabs.org/api/patches/2226861/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-2-nathanc@nvidia.com/","msgid":"<20260422204335.23116-2-nathanc@nvidia.com>","list_archive_url":null,"date":"2026-04-22T20:43:29","name":"[v2,1/7] hw/arm/smmuv3-accel: Add helper for resolving auto parameters","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-2-nathanc@nvidia.com/mbox/"},{"id":2226860,"url":"http://patchwork.ozlabs.org/api/patches/2226860/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-3-nathanc@nvidia.com/","msgid":"<20260422204335.23116-3-nathanc@nvidia.com>","list_archive_url":null,"date":"2026-04-22T20:43:30","name":"[v2,2/7] hw/arm/smmuv3-accel: Implement \"auto\" value for \"ats\"","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-3-nathanc@nvidia.com/mbox/"},{"id":2226863,"url":"http://patchwork.ozlabs.org/api/patches/2226863/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-4-nathanc@nvidia.com/","msgid":"<20260422204335.23116-4-nathanc@nvidia.com>","list_archive_url":null,"date":"2026-04-22T20:43:31","name":"[v2,3/7] hw/arm/smmuv3-accel: Implement \"auto\" value for \"ril\"","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-4-nathanc@nvidia.com/mbox/"},{"id":2226865,"url":"http://patchwork.ozlabs.org/api/patches/2226865/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-5-nathanc@nvidia.com/","msgid":"<20260422204335.23116-5-nathanc@nvidia.com>","list_archive_url":null,"date":"2026-04-22T20:43:32","name":"[v2,4/7] hw/arm/smmuv3-accel: Implement \"auto\" value for \"ssidsize\"","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-5-nathanc@nvidia.com/mbox/"},{"id":2226862,"url":"http://patchwork.ozlabs.org/api/patches/2226862/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-6-nathanc@nvidia.com/","msgid":"<20260422204335.23116-6-nathanc@nvidia.com>","list_archive_url":null,"date":"2026-04-22T20:43:33","name":"[v2,5/7] hw/arm/smmuv3-accel: Implement \"auto\" value for \"oas\"","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-6-nathanc@nvidia.com/mbox/"},{"id":2226859,"url":"http://patchwork.ozlabs.org/api/patches/2226859/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-7-nathanc@nvidia.com/","msgid":"<20260422204335.23116-7-nathanc@nvidia.com>","list_archive_url":null,"date":"2026-04-22T20:43:34","name":"[v2,6/7] hw/arm/smmuv3: Set default ats, ril, ssidsize, oas to auto","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-7-nathanc@nvidia.com/mbox/"},{"id":2226864,"url":"http://patchwork.ozlabs.org/api/patches/2226864/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-8-nathanc@nvidia.com/","msgid":"<20260422204335.23116-8-nathanc@nvidia.com>","list_archive_url":null,"date":"2026-04-22T20:43:35","name":"[v2,7/7] qemu-options.hx: Support \"auto\" for accel SMMUv3 properties","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422204335.23116-8-nathanc@nvidia.com/mbox/"}]}