{"id":498877,"url":"http://patchwork.ozlabs.org/api/series/498877/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498877","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"Add RISC-V big-endian target support","date":"2026-04-06T15:49:42","submitter":{"id":90738,"url":"http://patchwork.ozlabs.org/api/people/90738/?format=json","name":"Djordje Todorovic","email":"Djordje.Todorovic@htecgroup.com"},"version":6,"total":7,"received_total":7,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/498877/mbox/","cover_letter":{"id":2220200,"url":"http://patchwork.ozlabs.org/api/covers/2220200/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260406154935.144674-1-djordje.todorovic@htecgroup.com/","msgid":"<20260406154935.144674-1-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:41","name":"[v6,0/7] Add RISC-V big-endian target support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260406154935.144674-1-djordje.todorovic@htecgroup.com/mbox/"},"patches":[{"id":2220197,"url":"http://patchwork.ozlabs.org/api/patches/2220197/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-3-djordje.todorovic@htecgroup.com/","msgid":"<20260406154935.144674-3-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:41","name":"[v6,2/7] target/riscv: Add big-endian CPU property","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-3-djordje.todorovic@htecgroup.com/mbox/"},{"id":2220199,"url":"http://patchwork.ozlabs.org/api/patches/2220199/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-2-djordje.todorovic@htecgroup.com/","msgid":"<20260406154935.144674-2-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:41","name":"[v6,1/7] target/riscv: Define MSTATUS_SBE and MSTATUS_MBE bit masks","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-2-djordje.todorovic@htecgroup.com/mbox/"},{"id":2220206,"url":"http://patchwork.ozlabs.org/api/patches/2220206/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-4-djordje.todorovic@htecgroup.com/","msgid":"<20260406154935.144674-4-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:41","name":"[v6,3/7] target/riscv: Set endianness MSTATUS bits at CPU reset","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-4-djordje.todorovic@htecgroup.com/mbox/"},{"id":2220196,"url":"http://patchwork.ozlabs.org/api/patches/2220196/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-6-djordje.todorovic@htecgroup.com/","msgid":"<20260406154935.144674-6-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:42","name":"[v6,5/7] hw/riscv: Make boot code endianness-aware at runtime","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-6-djordje.todorovic@htecgroup.com/mbox/"},{"id":2220204,"url":"http://patchwork.ozlabs.org/api/patches/2220204/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-5-djordje.todorovic@htecgroup.com/","msgid":"<20260406154935.144674-5-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:42","name":"[v6,4/7] target/riscv: Implement runtime data endianness via MSTATUS bits","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-5-djordje.todorovic@htecgroup.com/mbox/"},{"id":2220203,"url":"http://patchwork.ozlabs.org/api/patches/2220203/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-7-djordje.todorovic@htecgroup.com/","msgid":"<20260406154935.144674-7-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:42","name":"[v6,6/7] target/riscv: Fix page table walk endianness for big-endian harts","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-7-djordje.todorovic@htecgroup.com/mbox/"},{"id":2220198,"url":"http://patchwork.ozlabs.org/api/patches/2220198/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-8-djordje.todorovic@htecgroup.com/","msgid":"<20260406154935.144674-8-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:43","name":"[v6,7/7] target/riscv: Add test for RISC-V BE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-8-djordje.todorovic@htecgroup.com/mbox/"}]}