{"id":498791,"url":"http://patchwork.ozlabs.org/api/series/498791/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=498791","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"PCI/sg2042: Avoid L0s and L1 on Sophgo 2042 PCIe Root Ports","date":"2026-04-05T15:41:52","submitter":{"id":92226,"url":"http://patchwork.ozlabs.org/api/people/92226/?format=json","name":"Yao Zi","email":"me@ziyao.cc"},"version":3,"total":2,"received_total":2,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/498791/mbox/","cover_letter":{"id":2219989,"url":"http://patchwork.ozlabs.org/api/covers/2219989/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260405154154.46829-1-me@ziyao.cc/","msgid":"<20260405154154.46829-1-me@ziyao.cc>","list_archive_url":null,"date":"2026-04-05T15:41:52","name":"[v3,0/2] PCI/sg2042: Avoid L0s and L1 on Sophgo 2042 PCIe Root Ports","mbox":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260405154154.46829-1-me@ziyao.cc/mbox/"},"patches":[{"id":2219991,"url":"http://patchwork.ozlabs.org/api/patches/2219991/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260405154154.46829-2-me@ziyao.cc/","msgid":"<20260405154154.46829-2-me@ziyao.cc>","list_archive_url":null,"date":"2026-04-05T15:41:53","name":"[v3,1/2] PCI: cadence: Add flags for disabling ASPM support advertisement","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260405154154.46829-2-me@ziyao.cc/mbox/"},{"id":2219990,"url":"http://patchwork.ozlabs.org/api/patches/2219990/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260405154154.46829-3-me@ziyao.cc/","msgid":"<20260405154154.46829-3-me@ziyao.cc>","list_archive_url":null,"date":"2026-04-05T15:41:54","name":"[v3,2/2] PCI: sg2042: Avoid L0s and L1 on Sophgo 2042 PCIe Root Ports","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260405154154.46829-3-me@ziyao.cc/mbox/"}]}