{"id":497382,"url":"http://patchwork.ozlabs.org/api/series/497382/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497382","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"Bug fixes and IPSR.PMIP support","date":"2026-03-25T05:00:10","submitter":{"id":90508,"url":"http://patchwork.ozlabs.org/api/people/90508/?format=json","name":"Jay Chang","email":"jay.chang@sifive.com"},"version":2,"total":2,"received_total":2,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/497382/mbox/","cover_letter":{"id":2215701,"url":"http://patchwork.ozlabs.org/api/covers/2215701/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260325050011.66722-1-jay.chang@sifive.com/","msgid":"<20260325050011.66722-1-jay.chang@sifive.com>","list_archive_url":null,"date":"2026-03-25T05:00:09","name":"[v2,0/2] Bug fixes and IPSR.PMIP support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260325050011.66722-1-jay.chang@sifive.com/mbox/"},"patches":[{"id":2215700,"url":"http://patchwork.ozlabs.org/api/patches/2215700/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260325050011.66722-2-jay.chang@sifive.com/","msgid":"<20260325050011.66722-2-jay.chang@sifive.com>","list_archive_url":null,"date":"2026-03-25T05:00:10","name":"[v2,1/2] hw/riscv/riscv-iommu-hpm: Fix irq_overflow_left residual value bug","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260325050011.66722-2-jay.chang@sifive.com/mbox/"},{"id":2215702,"url":"http://patchwork.ozlabs.org/api/patches/2215702/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260325050011.66722-3-jay.chang@sifive.com/","msgid":"<20260325050011.66722-3-jay.chang@sifive.com>","list_archive_url":null,"date":"2026-03-25T05:00:11","name":"[v2,2/2] hw/riscv/riscv-iommu: Add IPSR.PMIP RW1C support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260325050011.66722-3-jay.chang@sifive.com/mbox/"}]}