{"id":497314,"url":"http://patchwork.ozlabs.org/api/series/497314/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=497314","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"Add RISC-V big-endian target support","date":"2026-03-24T16:40:16","submitter":{"id":90738,"url":"http://patchwork.ozlabs.org/api/people/90738/?format=json","name":"Djordje Todorovic","email":"Djordje.Todorovic@htecgroup.com"},"version":5,"total":7,"received_total":7,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/497314/mbox/","cover_letter":{"id":2215455,"url":"http://patchwork.ozlabs.org/api/covers/2215455/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260324164007.549397-1-djordje.todorovic@htecgroup.com/","msgid":"<20260324164007.549397-1-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-03-24T16:40:14","name":"[v5,0/7] Add RISC-V big-endian target support","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260324164007.549397-1-djordje.todorovic@htecgroup.com/mbox/"},"patches":[{"id":2215451,"url":"http://patchwork.ozlabs.org/api/patches/2215451/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-2-djordje.todorovic@htecgroup.com/","msgid":"<20260324164007.549397-2-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-03-24T16:40:15","name":"[v5,1/7] target/riscv: Add big-endian CPU property","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-2-djordje.todorovic@htecgroup.com/mbox/"},{"id":2215452,"url":"http://patchwork.ozlabs.org/api/patches/2215452/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-3-djordje.todorovic@htecgroup.com/","msgid":"<20260324164007.549397-3-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-03-24T16:40:15","name":"[v5,2/7] target/riscv: Set endianness MSTATUS bits at CPU reset","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-3-djordje.todorovic@htecgroup.com/mbox/"},{"id":2215457,"url":"http://patchwork.ozlabs.org/api/patches/2215457/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-4-djordje.todorovic@htecgroup.com/","msgid":"<20260324164007.549397-4-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-03-24T16:40:16","name":"[v5,3/7] target/riscv: Implement runtime data endianness via MSTATUS bits","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-4-djordje.todorovic@htecgroup.com/mbox/"},{"id":2215450,"url":"http://patchwork.ozlabs.org/api/patches/2215450/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-6-djordje.todorovic@htecgroup.com/","msgid":"<20260324164007.549397-6-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-03-24T16:40:16","name":"[v5,5/7] target/riscv: Fix page table walk endianness for big-endian harts","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-6-djordje.todorovic@htecgroup.com/mbox/"},{"id":2215456,"url":"http://patchwork.ozlabs.org/api/patches/2215456/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-5-djordje.todorovic@htecgroup.com/","msgid":"<20260324164007.549397-5-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-03-24T16:40:16","name":"[v5,4/7] hw/riscv: Make boot code endianness-aware at runtime","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-5-djordje.todorovic@htecgroup.com/mbox/"},{"id":2215454,"url":"http://patchwork.ozlabs.org/api/patches/2215454/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-8-djordje.todorovic@htecgroup.com/","msgid":"<20260324164007.549397-8-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-03-24T16:40:17","name":"[v5,7/7] target/riscv: Add test for RISC-V BE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-8-djordje.todorovic@htecgroup.com/mbox/"},{"id":2215453,"url":"http://patchwork.ozlabs.org/api/patches/2215453/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-7-djordje.todorovic@htecgroup.com/","msgid":"<20260324164007.549397-7-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-03-24T16:40:17","name":"[v5,6/7] target/riscv: Support runtime endianness in virtio via sysemu callback","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260324164007.549397-7-djordje.todorovic@htecgroup.com/mbox/"}]}