{"id":4650,"url":"http://patchwork.ozlabs.org/api/series/4650/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=4650","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"ARM v8M: exception entry, exit and security","date":"2017-09-22T14:59:47","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"version":1,"total":20,"received_total":20,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/4650/mbox/","cover_letter":{"id":817557,"url":"http://patchwork.ozlabs.org/api/covers/817557/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/1506092407-26985-1-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-1-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:47","name":"[00/20] ARM v8M: exception entry, exit and security","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/1506092407-26985-1-git-send-email-peter.maydell@linaro.org/mbox/"},"patches":[{"id":817558,"url":"http://patchwork.ozlabs.org/api/patches/817558/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-2-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-2-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:48","name":"[01/20] nvic: Clear the vector arrays and prigroup on reset","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-2-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817567,"url":"http://patchwork.ozlabs.org/api/patches/817567/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-3-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-3-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:49","name":"[02/20] target/arm: Don't switch to target stack early in v7M exception return","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-3-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817561,"url":"http://patchwork.ozlabs.org/api/patches/817561/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-4-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-4-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:50","name":"[03/20] target/arm: Prepare for CONTROL.SPSEL being nonzero in Handler mode","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-4-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817560,"url":"http://patchwork.ozlabs.org/api/patches/817560/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-5-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-5-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:51","name":"[04/20] target/arm: Restore security state on exception return","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-5-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817569,"url":"http://patchwork.ozlabs.org/api/patches/817569/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-6-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-6-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:52","name":"[05/20] target/arm: Restore SPSEL to correct CONTROL register on exception return","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-6-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817565,"url":"http://patchwork.ozlabs.org/api/patches/817565/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-7-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-7-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:53","name":"[06/20] target/arm: Check for xPSR mismatch usage faults earlier for v8M","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-7-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817566,"url":"http://patchwork.ozlabs.org/api/patches/817566/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-8-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-8-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:54","name":"[07/20] target/arm: Warn about restoring to unaligned stack","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-8-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817559,"url":"http://patchwork.ozlabs.org/api/patches/817559/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-9-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-9-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:55","name":"[08/20] target/arm: Don't warn about exception return with PC low bit set for v8M","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-9-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817572,"url":"http://patchwork.ozlabs.org/api/patches/817572/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-10-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-10-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:56","name":"[09/20] target/arm: Add new-in-v8M SFSR and SFAR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-10-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817570,"url":"http://patchwork.ozlabs.org/api/patches/817570/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-11-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-11-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:57","name":"[10/20] target/arm: Update excret sanity checks for v8M","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-11-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817562,"url":"http://patchwork.ozlabs.org/api/patches/817562/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-12-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-12-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:58","name":"[11/20] target/arm: Add support for restoring v8M additional state context","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-12-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817576,"url":"http://patchwork.ozlabs.org/api/patches/817576/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-13-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-13-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T14:59:59","name":"[12/20] target/arm: Add v8M support to exception entry code","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-13-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817573,"url":"http://patchwork.ozlabs.org/api/patches/817573/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-14-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-14-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T15:00:00","name":"[13/20] nvic: Implement Security Attribution Unit registers","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-14-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817580,"url":"http://patchwork.ozlabs.org/api/patches/817580/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-15-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-15-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T15:00:01","name":"[14/20] target/arm: Implement security attribute lookups for memory accesses","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-15-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817563,"url":"http://patchwork.ozlabs.org/api/patches/817563/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-16-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-16-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T15:00:02","name":"[15/20] target/arm: Fix calculation of secure mm_idx values","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-16-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817568,"url":"http://patchwork.ozlabs.org/api/patches/817568/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-17-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-17-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T15:00:03","name":"[16/20] target/arm: Factor out \"get mmuidx for specified security state\"","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-17-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817578,"url":"http://patchwork.ozlabs.org/api/patches/817578/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-18-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-18-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T15:00:04","name":"[17/20] target/arm: Implement SG instruction","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-18-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817579,"url":"http://patchwork.ozlabs.org/api/patches/817579/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-19-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-19-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T15:00:05","name":"[18/20] target/arm: Implement BLXNS","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-19-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817581,"url":"http://patchwork.ozlabs.org/api/patches/817581/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-20-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-20-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T15:00:06","name":"[19/20] target/arm: Implement secure function return","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-20-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":817577,"url":"http://patchwork.ozlabs.org/api/patches/817577/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-21-git-send-email-peter.maydell@linaro.org/","msgid":"<1506092407-26985-21-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-22T15:00:07","name":"[20/20] nvic: Add missing code for writing SHCSR.HARDFAULTPENDED bit","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1506092407-26985-21-git-send-email-peter.maydell@linaro.org/mbox/"}]}