{"id":283405,"url":"http://patchwork.ozlabs.org/api/series/283405/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=283405","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[PULL,01/32] Update copyright dates to 2022","date":"2022-01-28T15:29:53","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"version":1,"total":32,"received_total":32,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/283405/mbox/","cover_letter":null,"patches":[{"id":1585736,"url":"http://patchwork.ozlabs.org/api/patches/1585736/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-2-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-2-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:38","name":"[PULL,01/32] Update copyright dates to 2022","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-2-peter.maydell@linaro.org/mbox/"},{"id":1585781,"url":"http://patchwork.ozlabs.org/api/patches/1585781/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-3-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-3-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:39","name":"[PULL,02/32] hw/armv7m: Fix broken VMStateDescription","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-3-peter.maydell@linaro.org/mbox/"},{"id":1585800,"url":"http://patchwork.ozlabs.org/api/patches/1585800/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-4-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-4-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:40","name":"[PULL,03/32] hw/char/exynos4210_uart: Fix crash on trying to load VM state","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-4-peter.maydell@linaro.org/mbox/"},{"id":1585776,"url":"http://patchwork.ozlabs.org/api/patches/1585776/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-5-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-5-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:41","name":"[PULL,04/32] rtc: Move RTC function prototypes to their own header","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-5-peter.maydell@linaro.org/mbox/"},{"id":1585806,"url":"http://patchwork.ozlabs.org/api/patches/1585806/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-6-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-6-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:42","name":"[PULL,05/32] hw/misc: Add a model of Versal's PMC SLCR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-6-peter.maydell@linaro.org/mbox/"},{"id":1585750,"url":"http://patchwork.ozlabs.org/api/patches/1585750/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-7-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-7-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:43","name":"[PULL,06/32] hw/arm/xlnx-versal: 'Or' the interrupts from the BBRAM and RTC models","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-7-peter.maydell@linaro.org/mbox/"},{"id":1585775,"url":"http://patchwork.ozlabs.org/api/patches/1585775/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-8-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-8-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:44","name":"[PULL,07/32] hw/arm/xlnx-versal: Connect Versal's PMC SLCR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-8-peter.maydell@linaro.org/mbox/"},{"id":1585732,"url":"http://patchwork.ozlabs.org/api/patches/1585732/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-9-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-9-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:45","name":"[PULL,08/32] include/hw/dma/xlnx_csu_dma: Add in missing includes in the header","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-9-peter.maydell@linaro.org/mbox/"},{"id":1585799,"url":"http://patchwork.ozlabs.org/api/patches/1585799/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-10-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-10-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:46","name":"[PULL,09/32] hw/dma/xlnx_csu_dma: Support starting a read transfer through a class method","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-10-peter.maydell@linaro.org/mbox/"},{"id":1585742,"url":"http://patchwork.ozlabs.org/api/patches/1585742/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-11-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-11-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:47","name":"[PULL,10/32] hw/ssi: Add a model of Xilinx Versal's OSPI flash memory controller","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-11-peter.maydell@linaro.org/mbox/"},{"id":1585745,"url":"http://patchwork.ozlabs.org/api/patches/1585745/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-12-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-12-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:48","name":"[PULL,11/32] hw/arm/xlnx-versal: Connect the OSPI flash memory controller model","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-12-peter.maydell@linaro.org/mbox/"},{"id":1585737,"url":"http://patchwork.ozlabs.org/api/patches/1585737/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-13-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-13-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:49","name":"[PULL,12/32] hw/block/m25p80: Add support for Micron Xccela flash mt35xu01g","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-13-peter.maydell@linaro.org/mbox/"},{"id":1585792,"url":"http://patchwork.ozlabs.org/api/patches/1585792/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-14-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-14-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:50","name":"[PULL,13/32] hw/arm/xlnx-versal-virt: Connect mt35xu01g flashes to the OSPI","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-14-peter.maydell@linaro.org/mbox/"},{"id":1585788,"url":"http://patchwork.ozlabs.org/api/patches/1585788/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-15-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-15-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:51","name":"[PULL,14/32] MAINTAINERS: Add an entry for Xilinx Versal OSPI","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-15-peter.maydell@linaro.org/mbox/"},{"id":1585785,"url":"http://patchwork.ozlabs.org/api/patches/1585785/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-16-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-16-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:52","name":"[PULL,15/32] MAINTAINERS: Remove myself (for raspi).","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-16-peter.maydell@linaro.org/mbox/"},{"id":1585731,"url":"http://patchwork.ozlabs.org/api/patches/1585731/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-17-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-17-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:53","name":"[PULL,16/32] scripts: Explain the difference between linux-headers and standard-headers","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-17-peter.maydell@linaro.org/mbox/"},{"id":1585735,"url":"http://patchwork.ozlabs.org/api/patches/1585735/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-18-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-18-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:54","name":"[PULL,17/32] target/arm: Log CPU index in 'Taking exception' log","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-18-peter.maydell@linaro.org/mbox/"},{"id":1585743,"url":"http://patchwork.ozlabs.org/api/patches/1585743/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-19-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-19-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:55","name":"[PULL,18/32] hw/intc/arm_gicv3_its: Add tracepoints","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-19-peter.maydell@linaro.org/mbox/"},{"id":1585791,"url":"http://patchwork.ozlabs.org/api/patches/1585791/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-20-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-20-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:56","name":"[PULL,19/32] hw/intc/arm_gicv3: Initialise dma_as in GIC, not ITS","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-20-peter.maydell@linaro.org/mbox/"},{"id":1585790,"url":"http://patchwork.ozlabs.org/api/patches/1585790/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-21-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-21-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:57","name":"[PULL,20/32] hw/intc/arm_gicv3_its: Don't clear GITS_CREADR when GITS_CTLR.ENABLED is set","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-21-peter.maydell@linaro.org/mbox/"},{"id":1585803,"url":"http://patchwork.ozlabs.org/api/patches/1585803/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-22-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-22-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:58","name":"[PULL,21/32] hw/intc/arm_gicv3_its: Don't clear GITS_CWRITER on writes to GITS_CBASER","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-22-peter.maydell@linaro.org/mbox/"},{"id":1585738,"url":"http://patchwork.ozlabs.org/api/patches/1585738/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-23-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-23-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:29:59","name":"[PULL,22/32] hw/intc/arm_gicv3: Honour GICD_CTLR.EnableGrp1NS for LPIs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-23-peter.maydell@linaro.org/mbox/"},{"id":1585787,"url":"http://patchwork.ozlabs.org/api/patches/1585787/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-24-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-24-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:00","name":"[PULL,23/32] hw/intc/arm_gicv3_its: Sort ITS command list into numeric order","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-24-peter.maydell@linaro.org/mbox/"},{"id":1585797,"url":"http://patchwork.ozlabs.org/api/patches/1585797/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-25-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-25-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:01","name":"[PULL,24/32] hw/intc/arm_gicv3_redist: Remove unnecessary zero checks","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-25-peter.maydell@linaro.org/mbox/"},{"id":1585734,"url":"http://patchwork.ozlabs.org/api/patches/1585734/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-26-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-26-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:02","name":"[PULL,25/32] hw/intc/arm_gicv3: Set GICR_CTLR.CES if LPIs are supported","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-26-peter.maydell@linaro.org/mbox/"},{"id":1585796,"url":"http://patchwork.ozlabs.org/api/patches/1585796/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-27-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-27-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:03","name":"[PULL,26/32] hw/intc/arm_gicv3_its: Provide read accessor for translation_ops","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-27-peter.maydell@linaro.org/mbox/"},{"id":1585751,"url":"http://patchwork.ozlabs.org/api/patches/1585751/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-28-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-28-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:04","name":"[PULL,27/32] hw/intc/arm_gicv3_its: Make GITS_BASER<n> RAZ/WI for unimplemented registers","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-28-peter.maydell@linaro.org/mbox/"},{"id":1585793,"url":"http://patchwork.ozlabs.org/api/patches/1585793/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-29-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-29-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:05","name":"[PULL,28/32] hw/intc/arm_gicv3_its: Check table bounds against correct limit","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-29-peter.maydell@linaro.org/mbox/"},{"id":1585746,"url":"http://patchwork.ozlabs.org/api/patches/1585746/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-30-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-30-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:06","name":"[PULL,29/32] hw/intc/arm_gicv3_its: Implement MOVALL","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-30-peter.maydell@linaro.org/mbox/"},{"id":1585772,"url":"http://patchwork.ozlabs.org/api/patches/1585772/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-31-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-31-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:07","name":"[PULL,30/32] hw/intc/arm_gicv3_its: Implement MOVI","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-31-peter.maydell@linaro.org/mbox/"},{"id":1585773,"url":"http://patchwork.ozlabs.org/api/patches/1585773/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-32-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-32-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:08","name":"[PULL,31/32] hw/arm: ast2600: Fix address mapping of second SPI controller","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-32-peter.maydell@linaro.org/mbox/"},{"id":1585740,"url":"http://patchwork.ozlabs.org/api/patches/1585740/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-33-peter.maydell@linaro.org/","msgid":"<20220128153009.2467560-33-peter.maydell@linaro.org>","list_archive_url":null,"date":"2022-01-28T15:30:09","name":"[PULL,32/32] target/arm: Use correct entrypoint for SVC taken from Hyp to Hyp","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20220128153009.2467560-33-peter.maydell@linaro.org/mbox/"}]}