{"id":1366,"url":"http://patchwork.ozlabs.org/api/series/1366/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=1366","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[PULL,01/36] target/arm: Use MMUAccessType enum rather than int","date":"2017-09-04T12:25:36","submitter":{"id":5111,"url":"http://patchwork.ozlabs.org/api/people/5111/?format=json","name":"Peter Maydell","email":"peter.maydell@linaro.org"},"version":1,"total":36,"received_total":36,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/1366/mbox/","cover_letter":null,"patches":[{"id":809638,"url":"http://patchwork.ozlabs.org/api/patches/809638/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-2-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-2-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:32","name":"[PULL,01/36] target/arm: Use MMUAccessType enum rather than int","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-2-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809634,"url":"http://patchwork.ozlabs.org/api/patches/809634/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-3-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-3-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:33","name":"[PULL,02/36] target/arm: Don't trap WFI/WFE for M profile","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-3-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809628,"url":"http://patchwork.ozlabs.org/api/patches/809628/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-4-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-4-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:34","name":"[PULL,03/36] target/arm: Consolidate PMSA handling in get_phys_addr()","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-4-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809627,"url":"http://patchwork.ozlabs.org/api/patches/809627/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-5-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-5-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:35","name":"[PULL,04/36] target/arm: Tighten up Thumb decode where new v8M insns will be","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-5-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809624,"url":"http://patchwork.ozlabs.org/api/patches/809624/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-6-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-6-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:36","name":"[PULL,05/36] hw/intc/armv7m_nvic.c: Remove out of date comment","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-6-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809633,"url":"http://patchwork.ozlabs.org/api/patches/809633/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-7-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-7-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:37","name":"[PULL,06/36] target/arm: Remove incorrect comment about MPU_CTRL","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-7-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809626,"url":"http://patchwork.ozlabs.org/api/patches/809626/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-8-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-8-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:38","name":"[PULL,07/36] target/arm: Fix outdated comment about exception exit","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-8-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809629,"url":"http://patchwork.ozlabs.org/api/patches/809629/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-9-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-9-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:39","name":"[PULL,08/36] target/arm: Define and use XPSR bit masks","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-9-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809636,"url":"http://patchwork.ozlabs.org/api/patches/809636/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-10-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-10-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:40","name":"[PULL,09/36] target/arm: Don't store M profile PRIMASK and FAULTMASK in daif","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-10-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809642,"url":"http://patchwork.ozlabs.org/api/patches/809642/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-11-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-11-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:41","name":"[PULL,10/36] target/arm: Don't use cpsr_write/cpsr_read to transfer M profile XPSR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-11-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809630,"url":"http://patchwork.ozlabs.org/api/patches/809630/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-12-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-12-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:42","name":"[PULL,11/36] target/arm: Make arm_cpu_dump_state() handle the M-profile XPSR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-12-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809637,"url":"http://patchwork.ozlabs.org/api/patches/809637/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-13-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-13-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:43","name":"[PULL,12/36] target/arm: Don't calculate lr in arm_v7m_cpu_do_interrupt() until needed","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-13-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809640,"url":"http://patchwork.ozlabs.org/api/patches/809640/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-14-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-14-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:44","name":"[PULL,13/36] target/arm: Create and use new function arm_v7m_is_handler_mode()","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-14-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809639,"url":"http://patchwork.ozlabs.org/api/patches/809639/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-15-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-15-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:45","name":"[PULL,14/36] armv7m_nvic.h: Move from include/hw/arm to include/hw/intc","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-15-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809641,"url":"http://patchwork.ozlabs.org/api/patches/809641/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-16-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-16-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:46","name":"[PULL,15/36] nvic: Implement \"user accesses BusFault\" SCS region behaviour","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-16-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809643,"url":"http://patchwork.ozlabs.org/api/patches/809643/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-17-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-17-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:47","name":"[PULL,16/36] loader: Handle ELF files with overlapping zero-initialized data","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-17-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809646,"url":"http://patchwork.ozlabs.org/api/patches/809646/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-18-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-18-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:48","name":"[PULL,17/36] loader: Ignore zero-sized ELF segments","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-18-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809644,"url":"http://patchwork.ozlabs.org/api/patches/809644/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-19-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-19-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:49","name":"[PULL,18/36] hw/arm: use defined type name instead of hard-coded string","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-19-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809647,"url":"http://patchwork.ozlabs.org/api/patches/809647/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-20-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-20-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:50","name":"[PULL,19/36] hw/arm/virt: add pmu interrupt state","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-20-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809651,"url":"http://patchwork.ozlabs.org/api/patches/809651/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-21-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-21-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:51","name":"[PULL,20/36] target/arm/kvm: pmu: split init and set-irq stages","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-21-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809648,"url":"http://patchwork.ozlabs.org/api/patches/809648/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-22-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-22-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:52","name":"[PULL,21/36] hw/arm/virt: allow pmu instantiation with userspace irqchip","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-22-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809645,"url":"http://patchwork.ozlabs.org/api/patches/809645/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-23-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-23-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:53","name":"[PULL,22/36] target/arm/kvm: pmu: improve error handling","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-23-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809649,"url":"http://patchwork.ozlabs.org/api/patches/809649/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-24-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-24-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:54","name":"[PULL,23/36] watchdog: wdt_aspeed: Add support for the reset width register","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-24-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809652,"url":"http://patchwork.ozlabs.org/api/patches/809652/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-25-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-25-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:55","name":"[PULL,24/36] aspeed_soc: Propagate silicon-rev to watchdog","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-25-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809654,"url":"http://patchwork.ozlabs.org/api/patches/809654/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-26-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-26-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:56","name":"[PULL,25/36] memory.h: Move MemTxResult type to memattrs.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-26-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809659,"url":"http://patchwork.ozlabs.org/api/patches/809659/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-27-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-27-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:57","name":"[PULL,26/36] cpu: Define new cpu_transaction_failed() hook","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-27-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809650,"url":"http://patchwork.ozlabs.org/api/patches/809650/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-28-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-28-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:58","name":"[PULL,27/36] cputlb: Support generating CPU exceptions on memory transaction failures","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-28-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809661,"url":"http://patchwork.ozlabs.org/api/patches/809661/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-29-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-29-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:25:59","name":"[PULL,28/36] boards.h: Define new flag ignore_memory_transaction_failures","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-29-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809662,"url":"http://patchwork.ozlabs.org/api/patches/809662/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-30-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-30-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:26:00","name":"[PULL,29/36] hw/arm: Set ignore_memory_transaction_failures for most ARM boards","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-30-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809657,"url":"http://patchwork.ozlabs.org/api/patches/809657/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-31-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-31-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:26:01","name":"[PULL,30/36] target/arm: Factor out fault delivery code","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-31-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809665,"url":"http://patchwork.ozlabs.org/api/patches/809665/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-32-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-32-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:26:02","name":"[PULL,31/36] target/arm: Allow deliver_fault() caller to specify EA bit","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-32-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809655,"url":"http://patchwork.ozlabs.org/api/patches/809655/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-33-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-33-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:26:03","name":"[PULL,32/36] target/arm: Implement new do_transaction_failed hook","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-33-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809668,"url":"http://patchwork.ozlabs.org/api/patches/809668/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-34-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-34-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:26:04","name":"[PULL,33/36] hw/arm/aspeed_soc: Mark devices as user_creatable = false","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-34-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809663,"url":"http://patchwork.ozlabs.org/api/patches/809663/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-35-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-35-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:26:05","name":"[PULL,34/36] hw/arm/digic: Mark device with user_creatable = false","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-35-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809672,"url":"http://patchwork.ozlabs.org/api/patches/809672/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-36-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-36-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:26:06","name":"[PULL,35/36] target/arm: Fix aa64 ldp register writeback","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-36-git-send-email-peter.maydell@linaro.org/mbox/"},{"id":809660,"url":"http://patchwork.ozlabs.org/api/patches/809660/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-37-git-send-email-peter.maydell@linaro.org/","msgid":"<1504527967-29248-37-git-send-email-peter.maydell@linaro.org>","list_archive_url":null,"date":"2017-09-04T12:26:07","name":"[PULL,36/36] arm_gicv3_kvm: Fix compile warning","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/1504527967-29248-37-git-send-email-peter.maydell@linaro.org/mbox/"}]}